Hybrid latch flip-flop

Details Hybrid latch flip-flop Hybrid latch flip-flop

2007-02-20

2007-02-20

Nguyen, Long (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Particular stable state circuit

C327S208000

Reexamination Certificate

active

11074446

ABSTRACT:
A hybrid latch flip-flop is applied to an LCD. The hybrid latch flip-flop includes a positive pulse generation unit, a latch flip-flop, and a buffer unit. The latch flip-flop includes a sampling unit and a hold unit. One feature of the present invention is that fewer transistors are employed in the hybrid latch flip-flop, which gives rise to low power consumption. Another feature of the present invention is that, by employing the positive pulse generation unit of a double edge trigger type, the data processing capacity of the hybrid latch flip-flop is doubled without changing the clock frequency.

REFERENCES:
patent: 5126594 (1992-06-01), Shaik et al.
patent: 5619157 (1997-04-01), Kumata et al.
patent: 5672990 (1997-09-01), Chaw
patent: 6229360 (2001-05-01), Mizuno et al.
patent: 6617902 (2003-09-01), Tokumasu et al.
patent: 6937079 (2005-08-01), Zhao et al.
patent: 2005/0195008 (2005-09-01), Hsieh et al.
H. Partovi, R. Burd, U. Salim, F. Webber, L. Digregorio, and D. Draper “Flow-through latch and edge-triggered flip-flop hybrid elements”, in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 138-139.

Affiliated with

Also associated with

Rating

Hybrid latch flip-flop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hybrid latch flip-flop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hybrid latch flip-flop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3883579