Hybrid high speed voltage regulator with reduction of miller eff

Details Hybrid high speed voltage regulator with reduction of miller eff Hybrid high speed voltage regulator with reduction of miller eff

1989-05-09

1989-11-14

Beha, Jr., William H.

Electricity: power supply or regulation systems

Output level responsive

Using a three or more terminal semiconductive device as the...

323273, 323282, G05F 1563

Patent

active

048810231

ABSTRACT:
A linear regulator employing a field effect transistor (FET) pass element to supply a pulsed load is programmed by a cooperating switching regulator such that an increased voltage differential is maintained across the FET to reduce response time during the leading edge of the load pulse and to thereafter reduce the voltage differential to achieve reduced power consumption and increased efficiency during the remainder of the load pulse.

REFERENCES:
patent: 3284692 (1966-11-01), Gautherin
patent: 3443203 (1969-05-01), Krayenbrink
patent: 4035710 (1977-07-01), Joyce
patent: 4127885 (1978-11-01), Adam et al.
patent: 4127886 (1978-11-01), Easter
patent: 4129819 (1978-12-01), Arendt
patent: 4375614 (1983-03-01), Steiner
patent: 4521678 (1985-06-01), Winter
patent: 4560918 (1985-12-01), Callen
patent: 4634954 (1987-01-01), Kato et al.
patent: 4679130 (1987-07-01), Moscovici
Mumaw, "Programmable Regulator Card," IBM Tech. Discl. Bul., vol. 20, No. 6, p. 2180, Nov. 1977.

Affiliated with

Also associated with

Rating

Hybrid high speed voltage regulator with reduction of miller eff does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hybrid high speed voltage regulator with reduction of miller eff, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hybrid high speed voltage regulator with reduction of miller eff will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1854524