Boots – shoes – and leggings
Patent
1984-09-21
1988-01-19
Malzahn, David H.
Boots, shoes, and leggings
364715, 235310, G06F 738, G06F 500
Patent
active
047208090
ABSTRACT:
A hybrid arithmetic processor which combines attributes of conventional floating point (F.P) arithmetic with logarithmic number system (LNS) arithmetic. The arithmetic processor includes an input section (forward code converter) for converting input operands in F.P. format to intermediate operands in LNS format, an LNS arithmetic section for performing an arithmetic operation on the LNS intermediate operands and providing an intermediate output in LNS format, and an output section (inverse code converter) for converting the LNS intermediate output to an output in F.P. format. Significantly, output is provided in normalized floating point format but without the need for a time-consuming exponent alignment operation. Arithmetic operations, including addition and multiplication, are accomplished at a high speed, which speed moreover is constant and independent of the data. An efficient accumulator structure and the structure of an ultra-fast numeric processor are disclosed.
REFERENCES:
patent: 3436533 (1969-04-01), Moore et al.
patent: 3631230 (1971-12-01), Chen
patent: 3725649 (1973-04-01), Deerfield
patent: 3787673 (1974-01-01), Watson et al.
patent: 4054787 (1977-10-01), Pos
patent: 4078250 (1978-03-01), Windsor et al.
patent: 4308589 (1981-12-01), Joyce et al.
patent: 4583180 (1986-04-01), Kmetz
E. L. Hall, D. D. Lynch, and S. J. Dwyer, III, "Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications", IEEE Transactions on Computers, vol. C-19 pp. 97-105, Feb. 1970.
T. C. Chen, "Automatic Computation of Exponentials, Logarithms, Ratios and Square Roots", IBM J. Res. Development, vol. 16, pp. 380-388, Jul. 1972.
D. Marino, "New Algorithms for the Approximate Evaluation in Hardware of Binary Logarithms and Elementary Functions", IEEE Transactions on Computers, (Short Notes), vol. C-21, pp. 1416-1421, Dec. 1972.
J. C. Majithia and D. Levan, "A Note on Base-2 Logarithm Computations", Proc. IEEE (Lett.), vol. 61, pp. 1519-1520, Oct. 1973.
T. A. Brubaker et al., "Multiplication Using Logarithms Implemented with Read-Only Memory", IEEE Trans. on Computers, vol. C-24, No. 8, Aug. 1975, pp. 761-765.
D. J. Kuck et al., "Analysis of Rounding Methods in Floating-Point Arithmetic", IEEE Trans. on Computers, vol. C-26, No. 7, Jul. 1977, pp. 643-650.
J. N. Mitchell, "Computer Multiplication and Division Using Binary Logarithms", IRE Trans. on Electronic Computers, Aug. 1962, pp. 512-517.
F. J. Taylor, "An Extended Precision Logarithmic Number System", IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. ASSP 31 No. 1, Feb. 1983, pp. 232-234.
E. E. Swartzlander, Jr. and A. G. Alexopoulos, "The Sign/Logarithm Number System", IEEE Transactions on Computers, vol. C-24, Dec. 1975, pp. 1238-1242.
S. C. Lee and A. D. Edgar, "The Focus Number System", IEEE Transactions on Computers, vol. C-26, No. 11, Nov. 1977, pp. 1167-1170.
E. E. Swartzlander, Jr., "Comment on `The Focus Number System`", IEEE Transactions on Computers, vol. C-28, No. 9, Sep. 1979, p. 693.
S. C. Lee and A. D. Edgar, "Addendum to `The Focus Number System`", IEEE Transactions on Computers, vol. C-28, Sep. 1979, p. 693.
Clarke Dennis P.
Malzahn David H.
Nguyen Long Thanh
University of Florida
LandOfFree
Hybrid floating point/logarithmic number system arithmetic proce does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hybrid floating point/logarithmic number system arithmetic proce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hybrid floating point/logarithmic number system arithmetic proce will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-374345