Hybrid electronic detonator delay circuit assembly

Details Hybrid electronic detonator delay circuit assembly Hybrid electronic detonator delay circuit assembly

1996-12-09

1999-07-27

Jordan, Charles T.

Ammunition and explosives

Igniting devices and systems

Ignition or detonation circuit

102210, 102218, 327394, 327398, 327439, 327433, H03K 17687, H03K 17567, F42D 1055

Patent

active

059293683

ABSTRACT:
An electronic delay circuit (10) for use in a detonator (100) has a switching circuit (20) and a timer circuit (22). Switching circuit (20) controls the flow of a stored charge of electrical energy from a storage capacitor (12) to a bridge initiation element such as a semiconductor bridge (18) or a tungsten bridge. The timing of the release of this energy is controlled by timer circuit (22). Switching circuit (20) is an integrated, dielectrically isolated, bipolar CMOS (DI BiCMOS) circuit, whereas timer circuit (22) is a conventional CMOS circuit. The use of a DI BiCMOS switching circuit allows for greater efficiency of energy transfer from the storage capacitor (12) to the semiconductor bridge (18) than has previously been attained.

REFERENCES:
patent: 3510686 (1970-05-01), Zug
patent: 3981240 (1976-09-01), Gladden
patent: 4001610 (1977-01-01), Griffin
patent: 4056414 (1977-11-01), Kopp
patent: 4141298 (1979-02-01), Weidner
patent: 4240350 (1980-12-01), Munzel et al.
patent: 4274909 (1981-06-01), Venkataraman et al.
patent: 4282538 (1981-08-01), Beelitz et al.
patent: 4434717 (1984-03-01), Erickson
patent: 4571818 (1986-02-01), Robinson et al.
patent: 4586437 (1986-05-01), Miki et al.
patent: 4607573 (1986-08-01), Thureson et al.
patent: 4632032 (1986-12-01), Muller
patent: 4648320 (1987-03-01), Furst et al.
patent: 4674047 (1987-06-01), Tyler et al.
patent: 4708060 (1987-11-01), Bickes, Jr. et al.
patent: 4712477 (1987-12-01), Aikou et al.
patent: 4730558 (1988-03-01), Florin et al.
patent: 4777880 (1988-10-01), Beattie et al.
patent: 4825765 (1989-05-01), Ochi et al.
patent: 4829899 (1989-05-01), Wiker et al.
patent: 4843964 (1989-07-01), Bickes, Jr. et al.
patent: 4851721 (1989-07-01), Okitaka
patent: 4869170 (1989-09-01), Dahmberg et al.
patent: 4893564 (1990-01-01), Ochi et al.
patent: 4923826 (1990-05-01), Jastrzebski et al.
patent: 4976200 (1990-12-01), Benson et al.
patent: 4986183 (1991-01-01), Jacob et al.
patent: 5029529 (1991-07-01), Mandigo et al.
patent: 5072287 (1991-12-01), Nakagawa et al.
patent: 5079447 (1992-01-01), Lien et al.
patent: 5089429 (1992-02-01), Hsu
patent: 5092243 (1992-03-01), Hawkins et al.
patent: 5133257 (1992-07-01), Jonsson
patent: 5173569 (1992-12-01), Pallanck et al.
patent: 5191240 (1993-03-01), Fleischer
patent: 5306964 (1994-04-01), Taylor
patent: 5309841 (1994-05-01), Hartman et al.
patent: 5363765 (1994-11-01), Aikou et al.
patent: 5377592 (1995-01-01), Rode et al.
patent: 5435248 (1995-07-01), Rode et al.
patent: 5460093 (1995-10-01), Prinz et al.
patent: 5495806 (1996-03-01), Willey
patent: 5507230 (1996-04-01), Lewis et al.
patent: 5661046 (1997-08-01), Ilderem et al.
J. Childs et al; Digidet.TM. Delay Detonators: . . . Blasting Blasting Technology, Instrumentation and . . . Applications Seminar, Jul. 1995.
D.W. Fyfe et al; BNCP Prototype Detonator Studies using a Semiconductor Bridge Initiator: Abstract, undated.

Affiliated with

Also associated with

Rating

Hybrid electronic detonator delay circuit assembly does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hybrid electronic detonator delay circuit assembly, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hybrid electronic detonator delay circuit assembly will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-880844