Huffman decoder architecture for high speed operation and reduce

Details Huffman decoder architecture for high speed operation and reduce Huffman decoder architecture for high speed operation and reduce

1992-07-07

1994-06-28

Hoff, Marc S.

Coded data generation or conversion

Digital code to digital code converters

To or from number of pulses

341 67, H03M 740

Patent

active

053250923

ABSTRACT:
Various Huffman decoder architectures are presented. By these decoder architectures, more than one codeword in a stream of Huffman-coded data units may be decoded into more than one token in a single decoding operation on average. An efficient memory organization which is useful in many of these decoder architectures is also presented.

REFERENCES:
patent: 4647908 (1987-03-01), Ross et al.
patent: 4899148 (1990-02-01), Sato et al.
patent: 4899149 (1990-02-01), Kahan
patent: 5091955 (1992-02-01), Iseda et al.
patent: 5138316 (1992-08-01), Konishi

Affiliated with

Also associated with

Rating

Huffman decoder architecture for high speed operation and reduce does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Huffman decoder architecture for high speed operation and reduce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Huffman decoder architecture for high speed operation and reduce will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2379805