Patent
1989-09-22
1991-04-30
Hille, Rolf
357 233, 357 236, H01L 2910, H01L 2968
Patent
active
050123068
ABSTRACT:
Hot-carrier suppression in a sub-micron MISFET structure is achieved by providing a drain region which includes a steeply profiled N+ (or P+) doped region in the surface of a semiconductor body with a first epitaxial layer formed thereover having N- (or P-) dopant concentration. A second N+ (or P+) epitaxial layer is formed over the first epitaxial layer and functions as a low ohmic contact to the drain region. In a preferred embodiment both the source and drain regions have dopant concentrations provided by N+ (or P+) doped regions in the surface of a substrate with epitaxial layers thereover. The dopant profile reduces the voltage drop across the more highly doped region of the drain and thereby reduces the electric field therein. Further, the reduction in dopant concentration reduces the electric field due to energy band bending associate with the change in doping level from the N+ (P+) region to the N- (P-) epitaxial layer. The resulting sub-micron device has better long-term reliability. The epitaxial layers are adjacent to and spaced from the gate contact by a dielectric layer such as silicon oxide. In a preferred embodiment, the dielectric layer is thicker between the second epitaxial layer and the gate contact than between the first epitaxial layer and the gate contact.
REFERENCES:
patent: 4291321 (1980-09-01), Pfleidorer et al.
patent: 4557036 (1985-12-01), Kyuragi et al.
Natori et al., "An Analysis of the Concave MOSFET," IEEE, vol. ED-25, No. 4, Apr. 1978.
K. Sunouchi et al., "Double LDD Concave (DLC) Structure Sub-Half Micron MOSFET", IEEE, IEDM, pp. 226-229, 1988.
Salama, "A New Short Channel MOSFET Structure (UMOST)," Solid-State Electronics, 1977, vol. 20, pp. 1003-1009.
Nishimatsu et al., "Grooved Gate MOSFET," Japanese Journal of Applied Physics, vol. 16, 1977, pp. 179-183.
Takeda et al., "New Grooved-Gate MOSFET with Drain Separated from Channel Implanted Region (DSC)," IEEE Transactions on Electron Devices, vol. ED-30, No. 6, Jun. 1983.
"Submicrometer MOSFET Structure for Minimizing Hot Carrier Gen.", Takeda et al., Ed, vol. ED-29, No. 4, 4/82.
"Characterization of AS-P Double Diffused Drain MOSFET for VLSIS", Balasubramanyam et al., IEDM 33.5, pp. 782-785, 1984.
"An AS-P (N.sup.+ -N.sup.-) Double Diffused Drain MOSFET for ULSIS", Lakeda et al., Central Research Lab, pp. 40-41.
"Submicron MOSFET Structure for Minimizing Channel Hot Electron Injection", Takeda et al., VLSI Tech Digest, pp. 22-23.
Maziar Christine M.
Shin Hyung-soon
Tasch, Jr. Aloysious F.
Board of Regents , The University of Texas System
Fahmy Wael
Hille Rolf
Woodward Henry K.
LandOfFree
Hot-carrier suppressed sub-micron MISFET device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hot-carrier suppressed sub-micron MISFET device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hot-carrier suppressed sub-micron MISFET device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-644547