Electrical computers and digital processing systems: multicomput – Computer-to-computer data addressing
Reexamination Certificate
2005-01-11
2005-01-11
Bataille, Pierre-Michel (Department: 2186)
Electrical computers and digital processing systems: multicomput
Computer-to-computer data addressing
C711S202000, C710S052000, C709S212000
Reexamination Certificate
active
06842790
ABSTRACT:
A system and method of mapping a host computer address space into a network interface adapter (NIA) address space. A network interface processor within the NIA requests a memory allocation from the host computer. The host computer responds with an assigned base address in the host computer address space, and a length defining the contiguous addresses within the host computer address space equal to the allocation requested by the NIA processor. A hardware trap is set such that an interrupt to the NIA processor is generated when the host computer attempts to access data at an address within the allocated address range of host computer contiguous addresses. The network interface processor translates the received host address to a physical address within the NIA address space, reads the data at the respective NIA physical address, and transfers the data to the host computer.
REFERENCES:
patent: 6446203 (2002-09-01), Aguilar et al.
patent: 6539338 (2003-03-01), Pickreign et al.
Krishnamurthy Laxminarayan
Pickreign Heidi R.
Reissfelder Robert
3Com Corporation
Bataille Pierre-Michel
Weingarten Schurgin, Gagnebin & Lebovici LLP
LandOfFree
Host computer virtual memory within a network interface adapter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Host computer virtual memory within a network interface adapter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Host computer virtual memory within a network interface adapter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3376233