Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry
Patent
1980-12-29
1982-09-07
Masinick, Michael A.
Facsimile and static presentation processing
Facsimile
Specific signal processing circuitry
358159, 358148, H04N 504
Patent
active
043486940
ABSTRACT:
A vertical countdown circuit in a television receiver includes a vertical countdown counter from which a slot is decoded and compared in time with the counter reset signal. When the counter is locked by the incoming vertical synchronization pulse, the counter reset signal overlaps the slot resulting in a detection of vertical coincidence. When two such detections are made, a signal is applied to the phase detector in the horizontal phase lock loop to decrease its gain and thus the bandpass characteristic of the phase lock loop to provide high noise immunity. If, on the other hand, a predetermined number of counter reset signals are received which do not overlap the slot, then a signal is applied to the phase detector which increases the current therethrough to increase its gain and to increase the bandpass characteristic of the horizontal phase lock loop to provide better pull-in characteristics.
REFERENCES:
patent: 3821470 (1974-06-01), Merrell
patent: 3891800 (1975-06-01), Janssen
patent: 4063133 (1977-12-01), Nero
patent: 4214260 (1980-07-01), Van Straaten
patent: 4245251 (1981-01-01), Steckler
patent: 4250525 (1981-02-01), Steckler
patent: 4251833 (1981-02-01), Fernsler
patent: 4253116 (1981-02-01), Rodgers
Ingrassia Vincent B.
Masinick Michael A.
Motorola Inc.
LandOfFree
Horizontal phase detector gain control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Horizontal phase detector gain control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Horizontal phase detector gain control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1345116