Boots – shoes – and leggings
Patent
1992-12-18
1996-11-05
Beausoliel, Jr., Robert W.
Boots, shoes, and leggings
3642294, 36494392, 371 36, G06F 1100
Patent
active
055726631
ABSTRACT:
A highly reliable information processor system of the present invention takes in the bus cycle start signals which are output to notify outside devices of the timings where the first to third microprocessors start their bus cycles so as to compare them with each other and, detects any malfunction of a microprocessor based on discrepancy in start timing among bus cycles. When it judges that the first microprocessor in execution mode malfunctions, it logically isolates the first microprocessor operating in execution mode and causes either of the second or third microprocessors operating in monitor mode to enter execution mode. After such degradation from triple-processor configuration to double-processor configuration, it executes again the bus cycle which has been executed at the time of malfunction detection.
REFERENCES:
patent: 4270715 (1981-06-01), Norton et al.
patent: 4562575 (1985-12-01), Townsend
patent: 4583224 (1986-04-01), Ishii et al.
patent: 4616312 (1986-10-01), Uebel
patent: 4757442 (1988-07-01), Sakata
patent: 4967347 (1990-10-01), Smith et al.
patent: 5136595 (1992-08-01), Kimura
patent: 5138708 (1992-08-01), Vosbury
patent: 5278843 (1994-01-01), Ako
patent: 5305325 (1994-04-01), Roos
Beausoliel, Jr. Robert W.
NEC Corporation
Tu Trinh L.
LandOfFree
Highly reliable information processor system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Highly reliable information processor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Highly reliable information processor system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2022144