Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2008-07-08
2008-07-08
Lee, Andrew C. (Department: 2616)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S474000, C370S476000
Reexamination Certificate
active
07397799
ABSTRACT:
An interconnect structure comprises a logic capable of error detection and/or error correction. A logic formats a data stream into a plurality of fixed-size segments. The individual segments include a header containing at least a set presence bit and a target address, a payload containing at least segment data and a copy of the target address, and a parity bit designating parity of the payload, the logic arranging the segment plurality into a multiple-dimensional matrix. A logic analyzes segment data in a plurality of dimensions following passage of the data through a plurality of switches including analysis to detect segment error, column error, and payload error.
REFERENCES:
patent: 5996020 (1999-11-01), Reed
patent: 7088710 (2006-08-01), Johnson et al.
patent: 2003/0193943 (2003-10-01), Reed et al.
patent: 2004/0264369 (2004-12-01), Reed et al.
patent: 2005/0105515 (2005-05-01), Reed et al.
patent: 2005/0238032 (2005-10-01), Hesse
patent: 2006/0029058 (2006-02-01), Reed et al.
patent: 2006/0171386 (2006-08-01), Hesse et al.
Murphy David
Reed Coke S.
Interactic Holdings, LLC
Koestner Ken J.
Koestner Bertani LLP
Lee Andrew C.
LandOfFree
Highly parallel switching systems utilizing error correction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Highly parallel switching systems utilizing error correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Highly parallel switching systems utilizing error correction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2766408