Boots – shoes – and leggings
Patent
1989-05-03
1992-01-14
Moffitt, James W.
Boots, shoes, and leggings
3642381, 364229, 364243, 3642431, 3642436, 364268, 3642689, 3642318, 3642716, 364DIG1, G06F 704
Patent
active
050815750
ABSTRACT:
A crossbar switch which connects N (N=2.sup.k ; k=0, 1, 2, 3) coarse grain processing elements (rated at 20 million floating point operations per second) to a plurality of memories provides for a parallel processing system free of memory conflicts over a wide range of arithmetic computations (i.e. scalar, vector and matrix). The configuration of the crossbar switch, i.e., the connection between each processing element unit and each parallel memory module, may be changed dynamically on a cycle-by-cycle basis in accordance with the requirements of the algorithm under execution. Although there are certain crossbar usage rules which must be obeyed, the data is mapped over parallel memory such that the processing element units can access and operate on input streams of data in a highly parallel fashion with an effective memory transfer rate and computational throughput power comparable in performance to present-day supercomputers. The crossbar switch is comprised of two basic sections; a multiplexer and a control section. The multiplexer provides the actual switching of signal paths, i.e. connects each processing element unit to a particular parallel memory on each clock cycle (100 nsec). The control section determines which connections are made on each clock cycle in accordance with the algorithm under execution. Selectable pipelined delay in the control section provides for optimal data transfer efficiency between the processors and memory modules over a wide range of array processing algorithms. The crossbar switch also provides for graceful system degradation in computational throughput power without the need to download a new program.
REFERENCES:
patent: 3997869 (1976-12-01), Cassarino, Jr. et al.
patent: 4051551 (1977-09-01), Lawrie et al.
patent: 4075693 (1978-02-01), Fox et al.
patent: 4223391 (1980-09-01), Barnes
patent: 4325116 (1982-04-01), Kranz et al.
patent: 4400768 (1983-08-01), Tomlinson
patent: 4412303 (1983-10-01), Barnes et al.
patent: 4438494 (1984-03-01), Budde et al.
patent: 4494190 (1985-01-01), Peters
patent: 4535446 (1985-08-01), Mountain
patent: 4553203 (1985-11-01), Rau et al.
patent: 4611276 (1986-09-01), Vinot
patent: 4644461 (1987-02-01), Jennings
patent: 4727424 (1988-02-01), Chao
Data sheet describing the Texas Instruments Digital Crossbar Switch, SN 54AS8890, dated Apr. 1987.
Du, Hung-Chang, "On the Performance of Synchronous Multiprocessors", IEEE Trans. on Computers, vol. C-34, No. 5, pp. 462-466.
Small, Charles H., "IC Philosophies Vie for Glue-Logic Role", EDN, Jun. 8, 1989, pp. 101-107.
"Crossbar IC Cuts Cost of Parallel Processing", Electronics, Feb. 5, 1987, pp. 72-73.
B. Wilkinson et al., "Cross-Bar Switch Multiple Microprocessor System", Microprocessors and Microsystems, vol. 7, No. 2, Mar. 1983, pp. 75-78.
Hiller John
Johnsen Howard
Mason John
Mulhearn Brian
Petzinger John
Moffitt James W.
Oryx Corporation
Rudolph Rebecca L.
LandOfFree
Highly parallel computer architecture employing crossbar switch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Highly parallel computer architecture employing crossbar switch , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Highly parallel computer architecture employing crossbar switch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-545602