Highly integrated, high-speed, low-power serdes and systems

Details Highly integrated, high-speed, low-power serdes and systems Highly integrated, high-speed, low-power serdes and systems

2007-10-23

2007-10-23

Nguyen, Chau (Department: 2616)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C370S907000

Reexamination Certificate

active

10338972

ABSTRACT:
An integrated circuit includes a serdes framer interface (SFI) circuit for receiving a first set of data channels and a reference channel, generating first logic levels for the first set of data channels, and realigning the first set of data channels relative to a reference channel. The integrated circuit further includes a multiplexing circuit for receiving a second set of data channels and for merging the second set of data channels into one or more data channels. The second set of data channels is generated based on the first set of data channels. A data rate of the one or more data channels is higher than a data rate of the second set of data channels.

REFERENCES:
Peter Dartnell, et al. (Physical and Link Layer (PLL) Working Group) “Serdes Framer Interface Level 5 (SFI-5) : Implementation Agreement for 40Gb/s Interface for Physical Layer Devices.”Optical Internetworking Forum/Implementation Agreement OIF-SFI5-01.0 (Jan. 29, 2002).
Peter Dartnell, et al. (Physical and Link Layer (PLL) Working Group) “Serdes Framer Interface Level 5 (SFI-5) : Implementation Agreement for 40Gb/s Interface for Physical Layer Devices.”Optical Internetworking Forum/ Document oif2001.145.10 Draft 5.3 (Jan. 29, 2002).
Thomas Palkert, et al. (Physical—Link Layer (PLL)) “Sxl-5: Electrical Characteristics for 2.488-3.125Gbps parallel interfaces.”Optical Networking Forum/ oif2001.149.13 (Jun. 5, 2002).
Karl Gass, et al. (Physical and Link Layer (PLL)) “System Packet Interface Level 5 (SPI-5): OC-768 System Interface for Physical and Link Layer Devices.”Optical Internetworking Forum/ Implementation Agreement : OIF-SPI5-01.1 (Sep. 2002).
Thomas Palkert, et al. (Physical-Link Layer (PLL)) “System Interface Level 5 (Sxl-5): Common Electrical Characteristics for 2.488-3.125Gbps Parallel Interfaces”Optical Internetworking Forum/ Implementation Agreement: OIF-Sxl-5-01.0 (Oct. 2002).

Affiliated with

Also associated with

Rating

Highly integrated, high-speed, low-power serdes and systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Highly integrated, high-speed, low-power serdes and systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Highly integrated, high-speed, low-power serdes and systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3855162