Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
1999-07-06
2001-09-25
Bowers, Charles (Department: 2823)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C257S777000, C257S778000, C257S780000
Reexamination Certificate
active
06294406
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The invention relates generally to semiconductor devices, and more specifically, to chip-on-chip packaging in semiconductor devices.
2. Background Art
Considerable advancement has occurred in the last fifty years in electronic development and packaging. Integrated circuit density has and continues to increase at a significant rate. However, by the 1980s, the increase in density in integrated circuitry was not being matched with a corresponding increase in density of the interconnecting circuitry external of circuitry formed within a chip. Many new packaging technologies have emerged. One specific technology is referred to as “chip-on-chip module” technology. This invention concerns the specific art area of chip-on-chip modules.
In many cases, chip-on-chip modules can be fabricated faster and more cheaply than by designing new substrate integrated circuitry. Chip-on-chip module technology is advantageous because of the density increase. With increased density comes equivalent improvements in signal propagation speed and overall device weight unmatched by other means. Current chip-on-chip module construction typically consists of a printed circuit board substrate to which a series of integrated circuit components are directly adhered.
There are further a number of distinct art areas associated with how a substrate adhered circuit of a chip-on-chip module is electrically externally connected to circuitry on the substrate. These art areas include wire bonding, tape automated bonding (TAB), flip-TAB and flip-chip. Some examples are found in the following U.S. Patents: U.S. Pat. No. 5,323,060, “Multichip Module Having a Stacked Chip Arrangement”, issued June 1994 to Fogal el al.; U.S. Pat. No. 5,600,541, “Vertical IC Chip Stack With Discrete Chip Carriers Formed From Dielectric Tape”, issued February 1997 to Bone et al.; U.S. Pat. No. 5,495,394, “Three Dimensional Die Packaging in Multi-chip Modules”, issued February 1996 to Komeld et al.; and U.S. Pat. No. 5,399,898, “Multi-Chip Semiconductor Arrangements Using Flip Chip Dies”, issued March 1995 to Rostoker.
Unfortunately these technologies are expensive and in most cases do not allow rework (i.e., removal and replacement) of the package constituents; thereby decreasing the yield and increasing the cost. Chip-scale personalization is also severely limited. Currently chips can be personalized at the wafer-level or the package-level. The inability to personalize a chip post-wafer fabrication but before packaging does not allow significant product application flexibility and manufacturing cost advantages.
SUMMARY OF THE INVENTION
It is thus an advantage of the present invention to provide chip-on-chip components, interconnects, and method of making the same that eliminate the above-described and other limitations.
The advantages of the invention are realized by a chip-on-chip module having at least two fully functional independent chips, electrically connected together, and a chip-on-chip component connection/interconnection for electrically connecting the chips to external circuitry.
The foregoing and other advantages and features of the invention will be apparent from the following more particular description of preferred embodiments of the invention, as illustrated in the accompanying drawings.
REFERENCES:
patent: 4703483 (1987-10-01), Enomoto et al.
patent: 5109320 (1992-04-01), Bourdelaise et al.
patent: 5323060 (1994-06-01), Fogal et al.
patent: 5399898 (1995-03-01), Rostoker
patent: 5401672 (1995-03-01), Kurtz et al.
patent: 5434453 (1995-07-01), Yamamoto et al.
patent: 5446247 (1995-08-01), Cergel et al.
patent: 5495394 (1996-02-01), Kornfeld et al.
patent: 5541449 (1996-07-01), Crane, Jr. et al.
patent: 5563773 (1996-10-01), Katsumata
patent: 5576519 (1996-11-01), Swamy
patent: 5600541 (1997-02-01), Bone et al.
patent: 5760478 (1998-06-01), Bozso et al.
patent: 5770480 (1998-06-01), Ma et al.
patent: 5790384 (1998-08-01), Ahmad et al.
patent: 6069025 (2000-05-01), Kim
IBM Technical Disclosure Bulletin, vol. 22 No. 10 Mar. 1980, High Performance Package with Conductive Bonding to Chips, Coombs et al., 2 pages.
IBM Technical Disclosure Bulletin, vol. 14 No. 6 Nov. 1971, Chip Joining Process, Lavanant et al., 2 pages.
Interconnect Reliability of Ball Grid Array and Direct Chip Attach, Topic 2, Andrew Mawer, 17 pages.
IBM Technical Disclosure Bulletin, vol. 10 No. 5, Semiconductor Chip Joining, Miller et al., 2 pages.
IBM Technical Disclosure Bulletin, vol. 31 No. 2 Jul. 1988, Plastic Package for Semiconductors with Integral Decoupling Capacitor, Howard et al., 2 pages.
IBM Technical Disclosure Bulletin, vol. 36 No. 12 Dec. 1993, Postage Stamp Lamination of Reworkable Interposers for Direct Chip Attach, pp. 487 and 488.
Bertin Claude Louis
Ference Thomas George
Howell Wayne John
Sprogis Edmund Juris
Berezny Neal
Bowers Charles
International Business Machines - Corporation
Schmeiser Olsen & Watts
Walter, Jr. Howard J.
LandOfFree
Highly integrated chip-on-chip packaging does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Highly integrated chip-on-chip packaging, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Highly integrated chip-on-chip packaging will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2449464