Highly compact non-volatile memory and method therefor with...

Details Highly compact non-volatile memory and method therefor with... Highly compact non-volatile memory and method therefor with...

2005-09-06

2005-09-06

Elms, Richard (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C365S189050, C365S189120

Reexamination Certificate

active

06940753

ABSTRACT:
A non-volatile memory device capable of reading and writing a large number of memory cells in parallel has an architecture that reduces redundancy in the multiple read/write circuits to a minimum. In one aspect, data latches associated with the multiple read/write circuits are I/O enabled and coupled in a compact manner for storage and serial transfer. They are implemented by one or more chain of link modules, which can selectively behave as inverters or latches. A method enables the use of a minimum number of link modules by cycling data between a set of master link modules and a substantially smaller set of slave link modules.

REFERENCES:
patent: 4357685 (1982-11-01), Daniele et al.
patent: 4802136 (1989-01-01), Nose et al.
patent: 4852062 (1989-07-01), Baker et al.
patent: 5070032 (1991-12-01), Yuan et al.
patent: 5095344 (1992-03-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5307232 (1994-04-01), Manske
patent: 5307323 (1994-04-01), Fukuda et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5595924 (1997-01-01), Yuan et al.
patent: 5661053 (1997-08-01), Yuan
patent: 5768192 (1998-06-01), Eitan
patent: 5774397 (1998-06-01), Endoh et al.
patent: 5903495 (1999-05-01), Takeuchi et al.
patent: 5940329 (1999-08-01), Seitsinger et al.
patent: 5946253 (1999-08-01), Fujiwara
patent: 6011725 (2000-01-01), Eitan
patent: 6034891 (2000-03-01), Norman
patent: 6034910 (2000-03-01), Iwase
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6373746 (2002-04-01), Takeuchi et al.
patent: 6385075 (2002-05-01), Taussig et al.
patent: 6396736 (2002-05-01), Jyouno et al.
patent: 6603683 (2003-08-01), Hsu et al.
patent: 6609236 (2003-08-01), Watanabe et al.
patent: 2001/0024397 (2001-09-01), Kubota et al.
patent: 2001/0052062 (2001-12-01), Lipovski
patent: 2004/0057283 (2004-03-01), Cernea
patent: 10172292 (1998-06-01), None
patent: 3156966 (2001-04-01), None
Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.
U. Tietze-CH. Schenk: “Halbleiterschaltungstechnik,” 1974, Springer-Verlag, Berlin; XP002267743; paragraph 18.6, 3 pages (translated).

Affiliated with

Also associated with

Rating

Highly compact non-volatile memory and method therefor with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Highly compact non-volatile memory and method therefor with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Highly compact non-volatile memory and method therefor with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3397233