Fishing – trapping – and vermin destroying
Patent
1995-06-06
1996-09-10
Nguyen, Viet Q.
Fishing, trapping, and vermin destroying
437 49, 437 48, 437 52, 257320, 257298, 36518533, 36518526, H01L 2960
Patent
active
055545530
ABSTRACT:
Structures, methods of manufacturing and methods of use of electrically programmable read only memories (EPROM) and flash electrically erasable and programmable read only memories (EEPROM) include split channel and other cell configurations. An arrangement of elements and cooperative processes of manufacture provide self-alignment of the elements. An intelligent programming technique allows each memory cell to store more than the usual one bit of information. An intelligent erase algorithm prolongs the useful life of the memory cells. Use of these various features provides a memory having a very high storage density and a long life, making it particularly useful as a solid state memory in place of magnetic disk storage devices in computer systems.
REFERENCES:
patent: 4099196 (1978-07-01), Simko
patent: 4274012 (1981-06-01), Simko
patent: 4302766 (1981-11-01), Guterman et al.
patent: 4314265 (1982-02-01), Simko
patent: 4331968 (1982-05-01), Gosney, Jr. et al.
patent: 4437172 (1984-03-01), Masuoka
patent: 4466081 (1984-08-01), Masuoka
patent: 4486769 (1984-12-01), Simko
patent: 4503519 (1985-03-01), Arakawa
patent: 4531203 (1985-07-01), Masuoka et al.
patent: 4561004 (1985-12-01), Kuo et al.
patent: 4599706 (1986-07-01), Guterman
patent: 4752912 (1988-06-01), Guterman
patent: 4803529 (1989-02-01), Masuoka
patent: 4998220 (1991-03-01), Eitan et al.
patent: 5095344 (1992-03-01), Harari
patent: 5198380 (1993-03-01), Harari
patent: 5268318 (1993-12-01), Harari
Masuoka et al., "A New Flash E.sup.2 PROM Cell using Triple Polysilicon Technology," IDEM 84, 1984, pp. 464-468.
Kupec et al., "Triple Level Poly Silicon E.sup.2 PROM with Single Transistor Per Bit," 1980 IEEE, 1980, pp. 602-606.
Shah, "Contactless Arrays For EPROMs Arrive Just In Time," Electronics, pp. 70-72, (Nov. 27, 1986).
Masuoka et al. "A 256K Flash EEPROM Using Triple Polysilicon Technology," 1985 IEEE International Solid-State Circuits Conference, ISSCC 85, Feb. 14, 1985, pp. 168-169, 335.
Cole, "Memories Dominate ISSCC," Electronics Week, Feb. 11, 1985, pp. 51-60.
Wegener, "Endurance Model for Textured-Poly Floating Gate Memories," IEDM 84, 1984, pp. 480-483.
LandOfFree
Highly compact EPROM and flash EEPROM devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Highly compact EPROM and flash EEPROM devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Highly compact EPROM and flash EEPROM devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1320113