Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Amplitude control
Reexamination Certificate
2006-09-26
2006-09-26
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Amplitude control
C327S365000, C326S062000
Reexamination Certificate
active
07113018
ABSTRACT:
An I/O circuit between a low voltage circuit and a high voltage circuit includes a switching device, a native device and a gate control logic circuit. The switching device provides an output signal to the high voltage circuit in response to a data input signal received from the low voltage circuit. The native device passes the data input signal to control an on or off state of the switching device. The gate control logic circuit operates in an output disabled mode and an output enabled mode. In the output disabled mode, the gate control logic circuit disables the native device for preventing a leakage current passing therethrough. In the output enabled mode, the gate control logic circuit enables the native device to pass the data input signal through without a substantial voltage drop, thereby enhancing a switching speed of the switching device.
REFERENCES:
patent: 5341334 (1994-08-01), Maruyama
patent: 5397941 (1995-03-01), Merrill
patent: 5418476 (1995-05-01), Strauss
patent: 5422592 (1995-06-01), Asahina
patent: 5424659 (1995-06-01), Stephens et al.
patent: 5537059 (1996-07-01), Asahina
patent: 5742183 (1998-04-01), Kuroda
patent: 5907249 (1999-05-01), Hsia et al.
patent: 5910392 (1999-06-01), Nozaki et al.
patent: 5973511 (1999-10-01), Hsia et al.
patent: 6064251 (2000-05-01), Park
patent: 6175952 (2001-01-01), Patel et al.
patent: 6255850 (2001-07-01), Turner
patent: 6333663 (2001-12-01), Lee
patent: 6483386 (2002-11-01), Cress et al.
patent: 6563367 (2003-05-01), Lee
patent: 6608515 (2003-08-01), Taheri
patent: 6615301 (2003-09-01), Lee et al.
patent: 6784700 (2004-08-01), Hunt et al.
Annema, A. et al., “5.5-V I/O in a 2.5-V 0.25- μm CMOS Technology”, IEEE Journal of Solid-State Circuits, vol. 36, No. 3, pp. 528-538 (2001).
Pelgrom, M. et al., “A 3/5 V Compatible I/O Buffer”, IEEE Journal of Solid-State Circuits, vol. 30, No. 7, pp. 823-825 (1995).
Takahashi, M., et al., “3.3V-5V Compatible I/O Circuit without Thick Gate Oxide”, IEEE 1992 Custom Integrated Circuits Conference, pp. 23-3-1-23.3.4 (1992).
Ueda, M., et al., “A 3.3V ASIC for Mixed Voltage Applications With Shut Down Mode”, IEEE 1993 Custom Integrated Circuits Conference, pp. 25.5.1-25.5.4 (1993).
Li Kuo-Tsai
Lin Chi-Chiang
Duane Morris LLP
Taiwan Semiconductor Manufacturing Co. Ltd.
Wells Kenneth B.
LandOfFree
High voltage tolerant I/O circuit using native NMOS... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High voltage tolerant I/O circuit using native NMOS..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High voltage tolerant I/O circuit using native NMOS... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3597781