Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2007-07-10
2007-07-10
Jackson, Stephen W. (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
Reexamination Certificate
active
10898462
ABSTRACT:
An I/O circuit is disclosed for tolerating a high voltage input without incurring a leakage current. An ESD current bypass module is coupled between a power supply node and a circuit pad. A high voltage tolerant charge module is used for disabling the ESD current bypass module when the circuit pad receives a high voltage input that is higher than a voltage at the power supply node. In addition, a high voltage tolerant discharge module may be included for alleviating the ESD current bypass module from a voltage overstress when the circuit pad receives a low voltage input that is lower than the voltage at the power supply node.
REFERENCES:
patent: 5495185 (1996-02-01), Goto
patent: 5631793 (1997-05-01), Ker et al.
patent: 5864243 (1999-01-01), Chen et al.
patent: 6034552 (2000-03-01), Chang et al.
patent: 6078487 (2000-06-01), Partovi et al.
Duane Morris LLP
Jackson Stephen W.
Taiwan Semiconductor Co., Ltd.
Thomas Lucy
LandOfFree
High voltage tolerant I/O circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High voltage tolerant I/O circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High voltage tolerant I/O circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3755364