Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Current driver
Reexamination Certificate
2001-08-22
2004-02-03
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Current driver
C327S066000
Reexamination Certificate
active
06686778
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention is directed to logic devices and, in particular, to a differential input receiver.
2. Background Information
Integrated circuit technology today is quickly moving from 0.20 micron technology to 0.17 micron technology and movement to 0.13 micron technology is anticipated in the near future. As a result, operating voltages for transistors in the integrated circuits is decreasing. As operating voltages decrease, the maximum allowed voltage that the gate of a transistor in a logic circuit decreases as well. This is due to the gate oxide voltage (oxide stress) that can be withstood by the thin gate devices commonly used.
Thin gates and concomitant limiting gate oxide voltages can be troublesome, particularly when trying to interface a high-voltage device to a low-voltage device. For example, many input/output (I/O) devices are 3.3V LVTTL compatible I/O circuits fabricated in a 2.5V CMOS technology. Voltages across the gate oxides of these devices should not exceed 3.6V. During power up, however, the voltages across the gate oxides of these devices may exceed 3.6V.
There are several existing techniques to protect gate oxides from exceeding predetermined voltage levels. One technique is described in John Connor et al., in “Dynamic Dielectric Protection for I/O Circuits Fabricated in a 2.5V CMOS Technology Interfacing to a 3.3V LVTTL Bus,” in 1997
Symposium on VLSI Circuits Digest of Technical Papers,
pages 119-120. Another technique is described in Gajendra P. Singh et al., “High-Voltage-Tolerant I/O Buffers with Low-Voltage CMOS Process,” in
IEEE Journal of Solid-State Circuits,
Vol., 34, No. 11, November 1999, pages 1512-1525. Hector Sanchez et al., offers another technique in “A Versatile 3.3/2.5/1.8-V CMOS I/O Driver Built in a 0.2-m Tox, 1.8-V CMOS Technology,” in
IEEE Journal of Solid-State Circuits,
Vol., 34, No. 11, November 1999, pages 1501-1511. According to these techniques, devices (i.e., transistors) are stacked or cascaded in such a way that at any point in time the voltage across the gate oxides of the devices never exceeds process tolerance. These techniques apply to single ended receivers, however, and only provide static protection.
REFERENCES:
patent: 4066882 (1978-01-01), Esposito
patent: 5422523 (1995-06-01), Roberts et al.
patent: 5559966 (1996-09-01), Cho et al.
patent: 5640104 (1997-06-01), Matsubara
patent: 6154498 (2000-11-01), Dabral et al.
patent: 6256234 (2001-07-01), Keeth et al.
patent: 6285614 (2001-09-01), Mulatti et al.
patent: 6373275 (2002-04-01), Otsuka et al.
Sanchez, Hector et al.,A Versatile 3.3/2.5/1.8-V CMOS I/O Driver Built in a 0.2 &mgr;m 3.5-nm Tox, 1.8-V CMOS Technology, IEEE Journal of Solid-State Circuits, vol. 34, No. 11, Nov. 1999.
Connor, John et al., Dynamic Dielectric Protection For I/O Circuits Fabricated in a 2.5V CMOS Technology Interfacing to a 3.3V LVTTL Bus, 1997 Symposium on VLSI Circuits Digest of Technical Papers.
Singh, Gajendra et al., High-Voltage-Tolerate I/O Buffers with Low-Voltage CMOS Process, IEEE Journal of Solid-State Circuits, vol. 34, No. 11, Nov. 1999.
Blakely , Sokoloff, Taylor & Zafman LLP
Callahan Timothy P.
Cox Cassandra
Intel Corporation
LandOfFree
High voltage tolerant differential input receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High voltage tolerant differential input receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High voltage tolerant differential input receiver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3283523