Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2004-03-18
2010-06-08
Tra, Quan (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
C327S313000, C327S112000
Reexamination Certificate
active
07733159
ABSTRACT:
Circuits, methods, and apparatus for limiting voltages received by devices in input/output cells to less than the device's breakdown voltage. An exemplary embodiment of the present invention provides an input/output cell having one or more clamp diodes and resistors configured to limit voltages seen by the gates of the devices in the input/output cell. In one embodiment, the clamp diodes are on-chip, while the resistors are off-chip. In a specific embodiment, the clamp diode is connected between an input pad for the input output cell and a supply voltage VCC, while a resistor is off-chip and in series with the input pad. In another specific embodiment, a series of clamp diodes are coupled between ground and an input pad, while a resistor is off-chip and in series with the input pad. In another embodiment, the clamp diode or diodes may be programmably or selectively disconnected. These clamp diodes may be disabled to protect against latch-up. Integrated circuits that are consistent with the present invention may include one or more of these and the other features described.
REFERENCES:
patent: 5128560 (1992-07-01), Chern et al.
patent: 5514893 (1996-05-01), Miyanaga et al.
patent: 5767733 (1998-06-01), Grugett
patent: 5917367 (1999-06-01), Woo
patent: 5933047 (1999-08-01), Zhu et al.
patent: 5953261 (1999-09-01), Furutani et al.
patent: 6111455 (2000-08-01), Eleyan et al.
patent: 6147511 (2000-11-01), Patel et al.
patent: 6208167 (2001-03-01), Ranjan et al.
patent: 6252422 (2001-06-01), Patel et al.
patent: 6351539 (2002-02-01), Djakovic
patent: 6359408 (2002-03-01), Tyckowski
patent: 6369613 (2002-04-01), Costello et al.
patent: 6417721 (2002-07-01), Sher
patent: 6433585 (2002-08-01), Patel et al.
patent: 6525594 (2003-02-01), Fugate et al.
patent: 6529359 (2003-03-01), Verhaege et al.
patent: 6552594 (2003-04-01), Lin
patent: 6583646 (2003-06-01), Patel et al.
patent: 6970024 (2005-11-01), Reese et al.
patent: 7088140 (2006-08-01), Nguyen et al.
patent: 2001/0017755 (2001-08-01), Toyoshima
patent: 2002/0017940 (2002-02-01), Fujii et al.
patent: 2002/0057105 (2002-05-01), Kan
patent: 2002/0163768 (2002-11-01), Kwon et al.
patent: 06178445 (1994-06-01), None
Non-Final Office Action for U.S. Appl. No. 10/794,987, mailed on Sep. 7, 2005, 15 pages.
Response to Non-Final Office Action for U.S. Appl. No. 10/794,987, Filed on Mar. 7, 2006, 20 pages.
Notice of Allowance for U.S. Appl. No. 10/794,987, mailed on Mar. 24, 2006, 7 pages.
Response After Notice of Allowance for U.S. Appl. No. 10/794,987, mailed on Jun. 12, 2006, 11 pages.
Camarota Rafael
Costello John
Wong Myron
Altera Corporation
Townsend and Townsend / and Crew LLP
Tra Quan
LandOfFree
High voltage tolerance emulation using voltage clamp for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High voltage tolerance emulation using voltage clamp for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High voltage tolerance emulation using voltage clamp for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4159040