Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated...
Reexamination Certificate
1999-08-23
2002-05-07
Potter, Roy (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
C257S646000, C257S622000
Reexamination Certificate
active
06384463
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The invention relates to integrated circuits, and in particular to circuits having a guard ring for protecting a sensitive part of the integrated circuit from another part of the integrated circuit, which could have a detrimental effect on the sensitive area. More specifically, the invention relates to a high voltage (HV) guard ring for protecting a sensitive low voltage area from a high voltage area on the same integrated circuit.
BACKGROUND
When integrated circuits operate at high voltages they can induce high energy particles that drift over the surface of the integrated circuit. These particles can adversely affect certain types of circuitry, in particular low voltage CMOS circuits, which are on the same integrated circuit.
A conventional method of shielding sensitive circuitry is to place metal or silicon guard rings around the sensitive areas. However, this method does not always prevent the drift of high energy particles over the surface of the silicon because the guard rings are beneath the top layer of isolating passivation.
The aim of the present invention is to provide an improved method of shielding high energy particles, thereby preventing them from disturbing sensitive circuitry.
SUMMARY OF THE INVENTION
According to the present invention, there is provided a guard ring for shielding a first area of an integrated circuit from a second area of the integrated circuit, the integrated circuit having at least an oxide isolation layer, a semiconductor layer and a passivation layer, wherein the guard ring comprises: a conductive guard ring which is partially exposed through the passivation layer in the integrated circuit; a semiconductor guard ring which is isolated from the remaining semiconductor in the semiconductor layer by at least two trench rings, one located on each side of the semiconductor guard ring; and, a plurality of conductive elements for electrically connecting the conductive guard ring and the semiconductor guard ring at spaced apart intervals, the conductive guard ring, semiconductor guard ring and conductive elements all being connected to a ground source.
According a further aspect of the invention, there is provided an integrated circuit having a guard ring for protecting a first area the integrated circuit from a second area thereof, the integrated circuit having at least an oxide isolation layer, a semiconductor layer and a passivation layer, wherein the guard ring comprises: a conductive guard ring which is partially exposed through a passivation layer in the integrated circuit; a semiconductor guard ring which is isolated from the remaining semiconductor in the semiconductor layer by at least two trench rings, one located on each side of the semiconductor guard ring; and, a plurality of conductive elements for electrically connecting the conductive guard ring and the semiconductor guard ring at spaced intervals, the conductive guard ring, semiconductor guard ring and conductive elements all being connected to a ground source.
According to yet a further aspect of the invention, there is provided a method of protecting a first area of an integrated circuit from a second area of the integrated circuit, in which the integrated circuit comprises at least an oxide isolation layer, a semiconductor layer and passivation layer, the method comprising the steps of providing a guard ring around the first area of the integrated circuit, wherein the guard ring comprises: a semiconductor guard ring for isolating the semiconductor layer in the first area of the integrated circuit from the remaining semiconductor in the second area of the integrated circuit; and, a conductive guard ring for attracting any harmful effects emanating from the second area, and conducting them to the ground.
REFERENCES:
patent: 3558366 (1971-01-01), Lepselter
patent: 4364078 (1982-12-01), Smith et al.
patent: 4825278 (1989-04-01), Hillenius et al.
patent: 4959708 (1990-09-01), Henderson et al.
patent: 5235541 (1993-08-01), Edme et al.
patent: 5290711 (1994-03-01), Yanagisawa
patent: 5629552 (1997-05-01), Zommer
patent: 5640036 (1997-06-01), Lee et al.
patent: 4308624 (1994-09-01), None
patent: 072478 (1983-02-01), None
patent: 0 160 941 (1985-11-01), None
patent: 0 547 877 (1993-06-01), None
patent: 660416 (1995-06-01), None
patent: 2652449 (1989-09-01), None
patent: 2 286 286 (1995-08-01), None
Goldman Richard J.
Miles David J.
Nixon & Vanderhye P.C.
Potter Roy
Telefonaktiebolaget LM Ericsson (publ)
LandOfFree
High voltage shield does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High voltage shield, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High voltage shield will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2857524