1977-11-09
1978-12-26
Edlow, Martin H.
357 13, 357 60, 357 55, H01L 2712
Patent
active
041319109
ABSTRACT:
Disclosed are dielectrically isolated high voltage planar devices and methods of fabricating such devices. The devices are designed so that the large electric fields at the junction edges are significantly reduced; thereby permitting a closely packed structure. This concept may be achieved by forming narrow grooves at the junctions and filling with a thermally grown oxide. In a preferred embodiment, the surface of the devices lies in the (110) plane so that the walls of the grooves are perpendicular thereto in the (111) plane. Fabrication includes bonding the semiconductor wafer to a substrate with an oxide layer therebetween and forming grooves through the wafer to the oxide layer for isolation from device to device.
REFERENCES:
patent: 3411051 (1968-11-01), Kilby
patent: 3412295 (1968-11-01), Grebene
patent: 3416224 (1968-12-01), Armstrong
patent: 3579391 (1971-05-01), Buie
patent: 3623219 (1971-11-01), Stoller
patent: 3944447 (1976-03-01), Magdo
patent: 3984859 (1976-10-01), Misawa
patent: 3994011 (1976-11-01), Misawa
patent: 4016007 (1977-04-01), Wada
patent: 4017885 (1977-04-01), Kendall
patent: 4057823 (1977-11-01), Burkhardt
Hartman Adrian R.
North James C.
Reutlinger George W.
Shackle Peter W.
Bell Telephone Laboratories Incorporated
Birnbaum Lester H.
Edlow Martin H.
LandOfFree
High voltage semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High voltage semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High voltage semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1131545