Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Patent
1996-06-28
1997-09-02
Gaffin, Jeffrey A.
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
361111, 257173, H02H 900
Patent
active
056638604
ABSTRACT:
Integrated circuits are provided for protecting a device from high voltage signals, such as caused by ESD, at an external pin (12) of a device on an integrated circuit. A first circuit has a voltage reference terminal (24), and a pin resistor (13) connected in series with the pin (12) and an input terminal (14) to a functional circuit. An SCR (30) has an anode, cathode, anode-gate, and cathode-gate terminals. The anode of the SCR (30) is connected to the input terminal, while the cathode of the SCR is connected to the voltage reference terminal (24). A shunt resistor (19) connects across the anode and anode-gate of the SCR (30), and an another shunt resistor (20) connects across the cathode and cathode-gate of the SCR. A zener diode (22) is provided for setting a breakdown voltage of the SCR (30) between its anode-gate and cathode-gate. This integrated circuit protects a device against high voltages having a positive polarity, and also protects the device from ESD voltages having a negative polarity by switching the anode connections with the cathode connections. In operation, the SCR (30) triggers in response to a voltage at the pin (12) above the zener's breakdown voltage, and the SCR automatically turns off when the voltage across the pin resistor (13) has returned to within a hold voltage level that may be near or within the operational range of signals at the pin. The relative size of the first resistor (13) and the one of shunt resistors (19 or 20) having the lowest resistance controls the holding current of the SCR at either the anode-gate or cathode-gate of the SCR (30). Another integrated circuit provides for protecting a device from high voltage signals having either a positive or negative polarity using two SCRs (28a, 28b).
REFERENCES:
patent: 4100561 (1978-07-01), Ollendorf
patent: 4131928 (1978-12-01), Davis et al.
patent: 4143391 (1979-03-01), Suzuki et al.
patent: 4400711 (1983-08-01), Avery
patent: 4484244 (1984-11-01), Avery
patent: 4543593 (1985-09-01), Fujita
patent: 4567500 (1986-01-01), Avery
patent: 4595941 (1986-06-01), Avery
patent: 4631567 (1986-12-01), Kokado et al.
patent: 4757363 (1988-07-01), Bohm et al.
patent: 4760433 (1988-07-01), Young et al.
patent: 4811155 (1989-03-01), Kuriyama et al.
patent: 4870530 (1989-09-01), Hurst et al.
patent: 4875130 (1989-10-01), Huard
patent: 4891729 (1990-01-01), Sugiyama et al.
patent: 4918563 (1990-04-01), Kanai et al.
patent: 4939616 (1990-07-01), Rountree
patent: 5012317 (1991-04-01), Rountre
patent: 5043782 (1991-08-01), Avery
patent: 5072273 (1991-12-01), Avery
patent: 5138413 (1992-08-01), Grosset et al.
patent: 5214562 (1993-05-01), Levi
patent: 5289334 (1994-02-01), Ker et al.
patent: 5452171 (1995-09-01), Metz et al.
patent: 5500546 (1996-03-01), Marum et al.
Mack, W. D., et al. "Protecting BiCMOS Circuits: ESD protecting RF designs fabricated on modern BiCMOSprocesses requires new protection networks," Reprint from, Proceedings of 1992 IEEE International Symposium on Circuits and Systems. San Diego, California. May 13, 1992.
Chatterjee, A., et al. "A Low-Voltage Triggering SCR for On-Chip ESD Protection at Output and Input Pads," IEEE Electron Device Letters. vol. 12, No. 1, Jan. 1991.
Gaffin Jeffrey A.
Harris Corporation
Sherry Michael J.
LandOfFree
High voltage protection circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High voltage protection circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High voltage protection circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-313400