High voltage CMOS switch with protection against diffusion to we

Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

3074821, 307451, 307475, H03K 1716, H03K 1901

Patent

active

052432360

ABSTRACT:
A high voltage CMOS n-well switch with guarding against reverse junction breakdown, as well as gate-aided breakdown. The CMOS switch of the present invention comprises two pairs of cascoding p-channel MOSFET loads, two pairs of cascoding n-channel MOSFET drivers and an inverter for input. One device in each pair of MOSFETs is used as a guard against gate-aided breakdown. The p-channel MOSFETs have independent n-wells so that the guard devices have their n-wells independently biased without being pulled by the n-wells of the load devices. The inverter is used to provide complementary inputs to the switch. By having independent n-wells, the breakdown voltage of the switch is raised above p+
-well reverse breakdown voltage.

REFERENCES:
patent: 4039869 (1977-08-01), Goldman et al.
patent: 4045691 (1977-08-01), Asano
patent: 4161663 (1979-07-01), Martinez
patent: 5157281 (1992-10-01), Santin et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

High voltage CMOS switch with protection against diffusion to we does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High voltage CMOS switch with protection against diffusion to we, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High voltage CMOS switch with protection against diffusion to we will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-490297

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.