Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1992-02-25
1994-05-10
Hudspeth, David R.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307450, 307451, 307481, 257408, H03K 1710
Patent
active
053110730
ABSTRACT:
In a CMOS logic circuit destined to function at a relatively high supply voltage such as to require the formation of graded diffusions in the structure of N-MOS transistors, a NAND configuration is used which comprises a staked pair of N-MOS transistors. This permits to restrict the number of graded diffusions to be formed in N-MOS structures only to the drain regions which are directly connected to an output node. In clocked CMOS circuitry where transfer transistors are normally used between gates, the advantages in terms of enhanced speed and ability of the circuit to be compacted by cutting the number of N-MOS structures necessarily provided with drain extension regions as in prior art circuits, are remarkable.
REFERENCES:
patent: 4429237 (1984-01-01), Cranford, Jr. et al.
patent: 4628341 (1986-12-01), Thomas
patent: 4922327 (1990-05-01), Mena et al.
patent: 5016077 (1991-05-01), Sato et al.
patent: 5089871 (1992-02-01), Fujihara
patent: 5126816 (1992-06-01), Reczek et al.
patent: 5144389 (1992-09-01), Nakamura et al.
patent: 5151616 (1992-09-01), Komuro
patent: 5170078 (1992-12-01), Hsueh et al.
Hudspeth David R.
SGS--Thomson Microelectronics S.r.l.
LandOfFree
High voltage CMOS circuit with NAND configured logic gates and a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High voltage CMOS circuit with NAND configured logic gates and a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High voltage CMOS circuit with NAND configured logic gates and a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2414300