Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate
2005-12-14
2008-08-05
Parekh, Nitin (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
C257S778000, C257S690000, C257SE23039
Reexamination Certificate
active
07408243
ABSTRACT:
A sensor package apparatus and method are disclosed in which a sensor die is provided and based on a substrate. An integrated circuit is generally associated with the sensor die. A leadframe is also provided, which is connected by at least one weld to the integrated circuit and the substrate. The integrated circuit, the leadframe, and the sensor die are configured in a flip-chip arrangement to protect the sensor die and form a sensor package apparatus that provides compact and robust electrical and physical connections thereof. The integrated circuit can be formed from, for example, silicon carbide. A metallization layer can also be formed on the integrated circuit, wherein the integrated circuit is configured upon the substrate of the sensor die. The metallization layer thus adheres to the integrated circuit via the weld(s).
REFERENCES:
patent: 5563442 (1996-10-01), Mahulikar et al.
patent: 5744383 (1998-04-01), Fritz
patent: 5801448 (1998-09-01), Ball
patent: 5847929 (1998-12-01), Bernier et al.
patent: 6006427 (1999-12-01), Zak
patent: 6022583 (2000-02-01), Falcone et al.
patent: 6069023 (2000-05-01), Bernier et al.
patent: 6080264 (2000-06-01), Ball
patent: 6116493 (2000-09-01), Tanaka
patent: 6251707 (2001-06-01), Bernier et al.
patent: 6265246 (2001-07-01), Ruby et al.
patent: 6274650 (2001-08-01), Cui
patent: 6378759 (2002-04-01), Ho et al.
patent: 6489229 (2002-12-01), Sheridan et al.
patent: 6492197 (2002-12-01), Rinne
patent: 6674159 (2004-01-01), Peterson et al.
patent: 6707135 (2004-03-01), Madrid
patent: 6710459 (2004-03-01), Hsu
patent: 6800946 (2004-10-01), Chason et al.
patent: 6825568 (2004-11-01), Hung
patent: 6836961 (2005-01-01), Kang
patent: 6861740 (2005-03-01), Hsu
patent: 6891247 (2005-05-01), Kikuchi et al.
patent: 6930399 (2005-08-01), Paik et al.
patent: 2002/0182773 (2002-12-01), Su et al.
patent: 2003/0227093 (2003-12-01), Hsu
patent: 2004/0067604 (2004-04-01), Ouellet et al.
patent: 2004/0119171 (2004-06-01), Chen et al.
patent: 2004/0154164 (2004-08-01), Kang
patent: 2004/0188856 (2004-09-01), Hsu
patent: 2004/0256737 (2004-12-01), Huang et al.
patent: 2005/0040541 (2005-02-01), Kurita et al.
patent: 2005/0106784 (2005-05-01), Xia
patent: 2005/0110163 (2005-05-01), Koo
patent: 2006/0006523 (2006-01-01), Coyle et al.
patent: 2007/0096265 (2007-05-01), Wallace
Honeywell International , Inc.
Lopez Kermit D.
Ortiz Luis M.
Parekh Nitin
Shelby William B.
LandOfFree
High temperature package flip-chip bonding to ceramic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High temperature package flip-chip bonding to ceramic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High temperature package flip-chip bonding to ceramic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3998137