Image analysis – Histogram processing – For setting a threshold
Patent
1989-11-17
1993-11-16
Boudreau, Leo H.
Image analysis
Histogram processing
For setting a threshold
382 6, 36441313, 36472419, G06K 940, G06F 1500
Patent
active
052630994
ABSTRACT:
A CT scanner (10) non-invasively examines a region of interest of a patient to create an image representation that is stored in an image memory (14). Each pixel of the image representation has a relatively large number of bits of radiation intensity resolution, e.g. 14 bits or 16k levels, which is larger than the gray scale resolution of a conventional video monitor (24), e.g. 8 bits or 256 levels. A look-up table (38) digitally filters each pixel value with digital filter values to reduce the number of levels of each pixel value to the number of gray scale levels displayable by the video monitor. While the image is being displayed, the operator selectively adjusts the digital filtering to optimize the displayed image for the intended diagnostic purpose. During the vertical flyback or other non-display periods of the video monitor, a central processor (30) generates most significant bits of addresses that read digital filter longwords from a filter memory (44). A multiplexer (54) breaks each word into a plurality of filter values or bytes which are serially conveyed to the digital filter look-up table. A least significant bit address generator (62) generates the least significant bits of the address for each filter value concurrently with its conveyance to the look-up table. The multiplexer and least significant bit address generator are clocked at a faster rate than the central processor such that within one read clock pulse of the central processor, a plurality of digital filter values are loaded into the digital filter look-up table. In this manner, image filtering via look-up table in real time is enhanced through an improved, faster loading method.
REFERENCES:
patent: 4394688 (1983-07-01), Iida et al.
patent: 4438495 (1984-03-01), Collins et al.
patent: 4776025 (1988-10-01), Hosoda
patent: 4797806 (1989-01-01), Krich
patent: 4799269 (1989-01-01), Li
Boosting On-Chip RAM Lets Logic Array Shoulder A World of New Tasks; Conway, et al.; 2328 Electronic Design 33 (1985) Feb. No. 4, Hasbrouck Hts. N.J.
Kapcio James
Wislocki Nicholas C.
Boudreau Leo H.
Kelley Christopher S.
Picker International Inc.
LandOfFree
High speed window and level function modification for real time does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed window and level function modification for real time , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed window and level function modification for real time will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-27512