Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2002-07-09
2004-06-08
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S159000, C363S059000, C363S060000
Reexamination Certificate
active
06747497
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention is related to the field of phase locked loops (PLLs).
2. Description of the Related Art
PLLs are used in a wide variety of applications. In integrated circuits, especially modern integrated circuits operating at high clock frequencies, PLLs are often used to generate the internal clocks for the integrated circuit and to lock the internal clocks to the phase of the clock supplied externally. Phase locking the internal clock to the external clock may aid in providing reasonable setup and hold times for communications on the pins of the integrated circuit. PLLs are also used for clock recovery, data transmission/reception, etc.
Integrated circuits are often designed to be scaleable to different clock frequencies, allowing the integrated circuits to be marketed at different frequency levels/price points and enhancing the usefulness of the integrated circuit in a variety of systems. Accordingly, it is desirable for PLLs to operate properly over a wide range of frequencies while achieving a high degree of noise rejection and fast lock times (the amount of time needed to lock the phase of the internal clock to the external clock).
SUMMARY OF THE INVENTION
A PLL may include a voltage regulator for providing a regulated voltage to one or more PLL components (e.g. a charge pump, a voltage controlled oscillator, etc.). The PLL components may be noise sensitive components, and the regulated voltage may reduce noise received from the power supply. Additionally, a level shifter may be coupled between the PLL components and a phase/frequency detector. The level shifter may be supplied by the regulated voltage from the voltage detector. The level shifter may thus attenuate noise present on the input signals to the level shifter, isolating the PLL components from the noise. Noise rejection in the PLL may thus be provided.
In another implementation, a PLL may include a programmable charge pump and a programmable loop filter. For example, the reference current to the charge pump may be changed, thus changing the rate at which the charge pump can change an output voltage (the control voltage to a voltage controlled oscillator in the PLL). The loop filter components may be changed to change the frequency ranges filtered by the loop filter. Accordingly, the PLL response may be adjusted for more optimal operation at a given operation frequency. The flexibility of the PLL for use over a wide range of operating frequencies may thus be enhanced.
Broadly speaking, a PLL is contemplated. The PLL includes a voltage regulator configured to provide a regulated voltage; a phase/frequency detector supplied by a second voltage different from the regulated voltage; one or more PLL components supplied by the regulated voltage; and a level shifter coupled between the phase/frequency detector and the PLL components and supplied by the regulated voltage.
Additionally, a method comprising is contemplated. A regulated voltage is supplied to one or more phase locked loop (PLL) components. A second voltage different from the regulated voltage is supplied to a phase/frequency detector of the PLL. The PLL components are isolated from the phase/frequency detector with a level shifter which also shifts an output of the phase/frequency detector from the second voltage domain to the regulated voltage domain.
Furthermore, a PLL is contemplated, comprising a charge pump configured to provide a voltage on an output node; and a loop filter coupled to the output node. A rate at which the charge pump is able to change the voltage is programmable and frequencies filtered by the loop filter are programmable.
Still further, a method is contemplated. A charge pump in a PLL is programmed. The programming including setting a rate at which the charge pump is able to change a voltage at an output of the charge pump. A loop filter in the PLL is also programmed, the programming includes setting frequencies filtered by the loop filter.
REFERENCES:
patent: 3908159 (1975-09-01), Griffey
patent: 4319207 (1982-03-01), Gignoux
patent: 5130883 (1992-07-01), Edwards
patent: 5151665 (1992-09-01), Wentzier
patent: 5345119 (1994-09-01), Khoury
patent: 5404250 (1995-04-01), Hase et al.
patent: 5485126 (1996-01-01), Gersbach et al.
patent: 5512861 (1996-04-01), Sharma
patent: 5559474 (1996-09-01), Matsumoto et al.
patent: 5631587 (1997-05-01), Co et al.
patent: 5898336 (1999-04-01), Yamaguchi
patent: 5977806 (1999-11-01), Kikuchi
patent: 5999353 (1999-12-01), Hase et al.
patent: 6037622 (2000-03-01), Lin et al.
patent: 6046626 (2000-04-01), Saeki et al.
patent: 6097227 (2000-08-01), Hayashi
patent: 6127880 (2000-10-01), Holst et al.
patent: 6160432 (2000-12-01), Rhee et al.
patent: 6320470 (2001-11-01), Arai et al.
patent: 6356158 (2002-03-01), Lesea
patent: 6441660 (2002-08-01), Ingino, Jr.
patent: 6483358 (2002-11-01), Ingino, Jr.
patent: 6509770 (2003-01-01), Gossmann et al.
patent: 6535051 (2003-03-01), Kim
patent: 6566970 (2003-05-01), Ingino, Jr.
patent: 6597217 (2003-07-01), Ingino, Jr.
Young, et al., “A PLL Clock Generator with 5 to 110 MHz of Lock Range for Microprocessors,” IEEE Journal of Slid-State Circuits, vol. 27, No. 11, Nov. 1992, 9 pages.
Vincent R. von Kaenel, “A High-Speed, Low-Power Clock Generator for a Microprocessor Application,” IEEE Journal of Solid-State Circuits, vol. 33, No. 11, Nov. 1998, 3 pages.
Patrik Larsson, Bell Labs, Lucent Technologies, Holmdel, NJ, “A2-1600NH z 1.2-2.5V CMOS Clock-Recovery PLL with Feedback Phase-Selection and Averaging Phase-Interpolation for Jitter Reduction,” IEEE International Solid-State Circuits Conference, ISSCC99/Session 20/Paper WA 20.6, 1999, 1 page.
Bult, et al., “A Fast-Settling CMOS Op Amp for SC Circuits with 90-dB DC Gain,” IEEE Journal of Solid-State Circuits, vol. 25, No. 6, Dec. 1990, 3 pages.
von Kaenel, et al., “A 320 MHz, 1.5 mW @ 1.35 V CMOS PLL for Microprocessor Clock Generation,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, 4 pages.
Horowitz, “The Art of Electronics,” Cambridge Univ. Press, 1980, 15 pages.
SiByte, “Target Applications,” http://sibyte.com/mercurian/applications.htm, Jan. 15, 2001, 2 pages.
SiByte, “SiByte Technology,” http://sibyte.com/mercurian/technology.htm, Jan. 15, 2001, 3 pages.
SiByte, “The Mercurian Processor,” http://sibyte.com/mercurian, Jan. 15, 2001, 2 pages.
SiByte, “Fact Sheet,” SB-1 CPU, Oct. 2000, rev. 0.1, 1 page.
SiByte, “Fact Sheet,” SB-1250, Oct. 2000, rev. 0.2, 10 pages.
Stepanian, SiByte, SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, Jun 13, 2000, 15 pages.
Jim Keller, “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking,” Oct. 10, 2000, 22 pages.
Tom R. Halfhill, “SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Performance,” Microdesign Resources, Jun. 2000, Microprocessor Report, 4 pages.
Broadcom Corporation
Callahan Timothy P.
Luu An T.
Merkel Lawrence J.
LandOfFree
High speed, wide bandwidth phase locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed, wide bandwidth phase locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed, wide bandwidth phase locked loop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3343186