Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1990-06-19
1991-07-23
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307475, H03K 19003, H03K 1920
Patent
active
050346326
ABSTRACT:
A non-inverting TTL buffer circuit provides an input for receiving data signals at high and low potential levels and an output for transmitting data signals in phase with the input. The base node of an emitter follower transistor element is coupled to a collector node of the input transistor circuit in an inverting coupling. The emitter node is coupled to a base node of the phase splitter transistor element for sourcing base driven current to the phase splitter transistor element in response to data signals at the input. The emitter follower provides transient "overdrive" for fast turn on of the phase splitter. A first clamp circuit between the base node of the emitter follower transistor element and the low potential power rail clamps the base node at a low potential level when the emitter follower transistor element is relatively non-conducting and establishes the input threshold voltage level. A second clamp circuit coupled to the base node of the emitter follower transistor element clamps the base node at a high potential level for limiting base drive current to the phase splitter transistor element from the emitter follower transistor element. The second clamp circuit limits saturation of the phase splitter transistor element and improves switching speed. The second clamp circuit is preferably coupled between the base node of the emitter follower transistor element and a collector node of the phase splitter transistor element and includes a "programmable" resistor voltage drop component for limiting operation of the phase splitter transistor element to the desired operating region.
REFERENCES:
patent: 4644186 (1987-02-01), Sivasothy et al.
patent: 4740719 (1988-04-01), Taki
patent: 4745308 (1988-05-01), Neely
patent: 4839538 (1989-06-01), Curtis
patent: 4855622 (1989-08-01), Johnson
patent: 4988898 (1991-01-01), Jansson
patent: 4988899 (1991-01-01), Jansson
Jansson Lars G.
Ward Michael G.
Hudspeth David
Kane Daniel H.
National Semiconductor Corporation
Patch Lee
Rose James W.
LandOfFree
High speed TTL buffer circuit and line driver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed TTL buffer circuit and line driver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed TTL buffer circuit and line driver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-434191