High speed techniques for simulating circuits

Details High speed techniques for simulating circuits High speed techniques for simulating circuits

2007-10-16

2007-10-16

Knight, Anthony (Department: 2121)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Circuit simulation

C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C703S016000, C703S019000, C703S022000

Reexamination Certificate

active

10305797

ABSTRACT:
The present invention provides techniques for high speed electrical simulation of circuits. According to one embodiment of the present invention, a delay path can be divided into sub-paths called simulation paths. Each simulation path is simulated separately to determine its contribution to the overall delay in the path. According to another embodiment of the present invention, linear and non-linear loads are modeled using linear circuit models to further increase the speed of the simulator. According to another embodiment, driver circuits are simulated using non-linear circuit models. Before a simulation is performed, sample input and output values for the non-linear models are computed and stored in memory. When a circuit design is simulated, the input and output values are accessed from the memory. Intermediate values are determined by interpolating from the values stored memory.

REFERENCES:
patent: 5392227 (1995-02-01), Hiserote
patent: 6308304 (2001-10-01), Devgan et al.
patent: 6499129 (2002-12-01), Srinivasan et al.
patent: 6751579 (2004-06-01), Misheloff et al.
patent: 6973420 (2005-12-01), Tetzlaff
Lewis, D.M., “Device Model Approximation Using 2N Trees” 1990, IEEE pp. 30-38.
Lewis, D.M., “A Hierarchical Compiled Code Event-Driven Logic Simulator” 1990, IEEE pp. 726-737.
Lewis, D.M., “Hierarchical Compiled Event-Driven Logic Simulation” 1989, IEEE pp. 498-501.
Yao et al., “A Consistent Nonlinear Simulation Environment Based on Improvement Harmonic Balance Techniques” 1993, IEEE, p. 90-95.
Nebel et al., titled, “Symbolic Pole/Zero Calculation Using SANTAFE” IEEE 1995 p. 752-761.
Devgan, A. and Rohrer, R.A. (1994). “Adaptively Controlled Explicit Simulation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 13(6):746-762.
Elmore, W.C. (1948). “The Transient Response of damped Linear Networks with Particular Regard to Wideband Amplifiers,” Journal of Applied Physics, 19(1):55-63.
Lin, S. et al. (1993). “Stepwise Equivalent Conductance Circuit Simulation Technique,” IEEE Transactions on Compuer-Aided Design of Integrated Circuits and Systems 12(5):672-683.
Nagel, L.W., “SPICE2, a computer program to simulate semiconductor circuits, Dissertation”, Univ California, Berkeley, CA, May 1975, pp. 26-48, 114-159.
Pillage, L.T. et al. (1995), “Electronic Circuit and System Simulation Methods,” McGraw-Hill, Inc. New York, pp. 1-44, 285-356.
Rubenstein, J. et al. (1983). “Signal Delay in RC Tree Networks,” IEEE Transactions on Computer-Aided Design, 202-211.
Sakallah, K.A. and Director, S.W. (1985). “SAMSON2:An Event Driven VLSI Circuit Simulator,” IEEE Transactions on Computer-Aided Design CAD-4(4):668-682.
Visweswariah, C. and Rohrer, R.A. (1991). “Piecewise Approximate Circuit Simulation,” IEEE Transactions on Computer-Aided Design 10(7) Jul. 1991.

Affiliated with

Also associated with

Rating

High speed techniques for simulating circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed techniques for simulating circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed techniques for simulating circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3841584