High speed synchronizer for simultaneously initializing...

Details High speed synchronizer for simultaneously initializing... High speed synchronizer for simultaneously initializing...

2006-08-29

2006-08-29

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S142000

Reexamination Certificate

active

07098706

ABSTRACT:
The rising edge triggered flip-flops and falling edge triggered flip-flops in one or more clock domains of a target system can be simultaneously initialized to predetermined logic states by activating the flip-flop set/clear inputs, freezing the flip-flop clock signals high or low, subsequently deactivating the flip-flop set/clear inputs, and then re-enabling the clock signals.

REFERENCES:
patent: 5557623 (1996-09-01), Discoll
patent: 6163584 (2000-12-01), Weng et al.
patent: 6408340 (2002-06-01), Janssen et al.
patent: 6516040 (2003-02-01), Lecourtier et al.

Affiliated with

Also associated with

Rating

High speed synchronizer for simultaneously initializing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed synchronizer for simultaneously initializing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed synchronizer for simultaneously initializing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3705737