Multiplex communications – Wide area network – Packet switching
Patent
1985-08-02
1987-02-17
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
H04J 600
Patent
active
046445293
ABSTRACT:
This invention provides a high-speed switching processor which may be employed as a component of a link switch or a hub switch in a burst-switching communications system. When so employed, transmission speeds for integrated voice and data services over communications links between switches may be equivalent to the T1 rate or higher. A burst is a plurality of bytes which represents, for example, a block of data or a spurt of voice energy sensed by silence/voice detectors located at voice ports. In a preferred embodiment, the architecture of the switching processor includes a data/address bus, control including a stored program in a 64-bit wide PROM, a finite-state machine having character and channel states for generating a jump address in the stored program based on the status of an incoming burst, interfaces with other components of the switch such as the queue sequencer, a companion processor, and a dual-port RAM for generating a buffer address as a function of channel number for the dynamic buffer in character memory in which the incoming burst is being stored. In this architecture, most components of the switching processor operate substantially in parallel with and independently of the control which is a contributing factor to the overall speed advantage realized by the switching processor. With software or firmware variations, the switching processor may be employed as several different components of a link or hub switch.
REFERENCES:
patent: 4201889 (1980-05-01), Lawrence et al.
patent: 4201891 (1980-05-01), Lawrence et al.
patent: 4380063 (1983-04-01), Janson et al.
patent: 4443875 (1984-04-01), Blausten
patent: 4484326 (1984-11-01), Turner
patent: 4486877 (1984-12-01), Turner
patent: 4488288 (1984-12-01), Turner
patent: 4488289 (1984-12-01), Turner
patent: 4490817 (1984-12-01), Turner
patent: 4491945 (1985-01-01), Turner
patent: 4494230 (1985-01-01), Turner
patent: 4506358 (1985-03-01), Montgomery
patent: 4512011 (1985-04-01), Turner
patent: 4521880 (1985-06-01), Orsic
patent: 4524440 (1985-06-01), Orsic
patent: 4597077 (1986-06-01), Nelson et al.
Morse & Kopec, Performance Eval of A Dist Burst-Switched Com Syst, Proceedings, Phoenix Conf on Computers, 3/83, pp. 41-46.
Haselton, A PCM Frame Switching Concept . . . , IEEE Communications Magazine, 9/83, pp. 13-19.
Amstutz, Burst Switching-An Introduction, IEEE Communications Magazine, 11/83, pp. 36-42.
Torng, R-Switch: A VLSI Switch Architecture for Integrated Services, IEEE, 2/82, pp. 1303-1307.
Haselton, New Switching Concept Integrates Voice and Data Bursts, GTE Labs Profile, Sep. 1983, pp. 1-5.
Haughney, Application of the Burst Switching Technology to the Defense Communications System, IEEE MILCOM '83, 1/83, pp. 297-300.
Amstutz Stanford R.
Eliscu Mark
Rao Pamidimukkala M. V.
GTE Laboratories Incorporated
Olms Douglas W.
Rokoff Kenneth I.
Romanow Joseph S.
LandOfFree
High-speed switching processor for a burst-switching communicati does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed switching processor for a burst-switching communicati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed switching processor for a burst-switching communicati will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1940534