High speed store request processing control

Details High speed store request processing control High speed store request processing control

1977-06-09

1979-04-10

Nusbaum, Mark E.

Boots, shoes, and leggings

G06F 1306, G06F 918

Patent

active

041492455

ABSTRACT:
The described embodiment provides storage control (PSCF) for overlapping the handling of processor store requests between their generation by an instruction execution means (IPPF) and their presentation to system main storage (MS).
The embodiment uses a store counter, an inpointer counter, an outpointer counter, a translator pointer register, an output counter and a plurality of registers sets to process and control the sequencing of all store requests so that the PSCF can output them to MS in the order received from the IPPF. The embodiment uses the counters to coordinate the varying delays in PSCF processing of plural store request contained in different register sets and the translator.
The store counter obtains independence between plural IPPF operand address (OA) registers which send the store requests and plural PSCF register sets which handle the store request. The number of OA registers is made independent of the number of register sets. The store counter is also used for serializing instruction control.

REFERENCES:
patent: 3593314 (1971-07-01), Moll
patent: 3623006 (1971-11-01), Balakian et al.
patent: 4028663 (1977-06-01), Royer et al.
patent: 4070706 (1978-01-01), Scheuneman

Affiliated with

Also associated with

Rating

High speed store request processing control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed store request processing control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed store request processing control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1075615