High-speed, single-slope analog-to-digital converter

Details High-speed, single-slope analog-to-digital converter High-speed, single-slope analog-to-digital converter

2007-04-03

2010-02-02

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C331S017000

Reexamination Certificate

active

07656336

ABSTRACT:
A system and method for converting an analog signal to a digital signal is disclosed. The system includes a multiphase oscillator preferable a rotary oscillator, a sample and hold circuit, an integrator and a time-to-digital converter. The multiphase oscillator has a plurality of phases that are used in the time-to-digital converter to measure the time of a pulse created by the integrator. The edges of the pulse may optionally be sharpened by passing the pulse through a non-linear transmission line to improve the accuracy of the measurement process. To cut down on noise a tuned power network provides power to the switching devices of the rotary oscillator. Calibration is performed by fragmenting the sample and hold circuit and integrator and performing a closed loop calibration cycle on one of the fragments while the other fragments are joined together for the normal operation of the sample and hold and integrator circuits.

REFERENCES:
patent: 2801281 (1957-07-01), Oliver et al.
patent: 2872670 (1959-02-01), Dickinson et al.
patent: 3516021 (1970-06-01), Kohn
patent: 3538450 (1970-11-01), Andrea et al.
patent: 4246550 (1981-01-01), Cohen
patent: 4514707 (1985-04-01), Dydyk et al.
patent: 4686407 (1987-08-01), Ceperley
patent: 4749963 (1988-06-01), Makimoto et al.
patent: 4875046 (1989-10-01), Lewyn
patent: 4998109 (1991-03-01), LeChevalier
patent: 5117206 (1992-05-01), Imamura
patent: 5235335 (1993-08-01), Hester et al.
patent: 5361277 (1994-11-01), Grover
patent: 5493715 (1996-02-01), Humphreys et al.
patent: 5584067 (1996-12-01), Buer et al.
patent: 5640112 (1997-06-01), Goto et al.
patent: 5652549 (1997-07-01), Unterricker et al.
patent: 5754833 (1998-05-01), Singh et al.
patent: 5793709 (1998-08-01), Carley
patent: 5825211 (1998-10-01), Smith et al.
patent: 5886660 (1999-03-01), Loewenstein
patent: 5945847 (1999-08-01), Ransijn
patent: 5963086 (1999-10-01), Hall
patent: 5973633 (1999-10-01), Hester
patent: 6002274 (1999-12-01), Smith et al.
patent: 6078202 (2000-06-01), Tomatsuri et al.
patent: 6133798 (2000-10-01), Nagano et al.
patent: 6239663 (2001-05-01), Mizutani
patent: 6259327 (2001-07-01), Balistreri et al.
patent: 6356218 (2002-03-01), Brown et al.
patent: 6429693 (2002-08-01), Staszeweski et al.
patent: 6556089 (2003-04-01), Wood
patent: 6683503 (2004-01-01), Mizuno et al.
patent: 6707411 (2004-03-01), Poulton et al.
patent: 7439777 (2008-10-01), Wood
patent: 2006/0022720 (2006-02-01), Wood
patent: 4322701 (1994-08-01), None
patent: 0 478134 (1992-04-01), None
patent: 0 583839 (1994-02-01), None
patent: 0 633662 (1994-06-01), None
patent: 0 696 843 (1996-02-01), None
patent: 0 891 045 (1999-01-01), None
patent: 1 247 199 (1971-09-01), None
patent: 2 092 846 (1982-08-01), None
patent: WO 95/12263 (1995-05-01), None
patent: WO 0044093 (2000-07-01), None
patent: WO 03/069452 (2003-08-01), None
Määttä et al., 1998, “A High-Precision Time-to-Digital Converter for Pulsed Time-of-Flight Laser Radar Applications,” IEEE Instrum. Meas., 47(2):521-536.
Wood et al., 2001, “Rotary Traveling-Wave Oscillator Arrays: A New Clock Technology,” IEEE J. Solid-State Circuits, 36(11):1654-1665.
European Supplementary Search Report from EP 05777293.1 (European application corresponding to PCT/US2005/26990) dated Feb. 20, 2008.
PCT International Search Report from PCT/US2005/26990 dated Jun. 28, 2006.
A 20-Bit (1 ppm) Linear Slope-Integrating AID Converter, National Semiconductor Application Note 260, Jan. 1981, (1995).
Bussmann, M. et al. (1992). “Active Compensation of Interconnect Losses for Multi-GHz Clock Distribution Networks,” IEEE Transactions on Circuits and Systems -II: Analog and Digital Signal Losses for Multi-GHz Clock Processing, vol. 39(11): 790-798.
Deutsch, Alena et a\., “Modeling and characterization of long on-chip interconnections for high- performance microprocessors” IBM J Res. Develop. vol. 39, N05, Sep. 1995, pp. 547-567 (p. 549).
Divina et al., “The Distributed Oscillator at 40HZ,” May 1998, pp. 1-4, IEEE.
Dunning, Jim, “An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors,” IEEE Journal of Solid-State Circuits, vol. 30, No. 4, Apr. 1995, pp. 412-422.
EE247 Lecture 16: Data Converters, 2004 H.K pp. 1-60.
H. Wu and A Hajimiri, “A 10GHz CMOS Distributed Voltage Controlled Oscillator,” Proc. of IEEE Custom Integrated Circuits Conference, pp. 581-584, May 2000.
Hall, L. et al. (1997). “Clock Distribution Using Cooperative Ring Oscillators,m” Proceedings of the 17th Conference on Advanced Research in VLSI, Ann Arbor, MI (Sep. 15-16, 1997 pp. 62-75.).
Hatsuhiro Kato: “A Dynamic Formulation of Ring Oscillator as Solitary-Wave Propagator,” IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, vol. 45, No. 1, Jan. 1998 (1998-0 I), pp. 98-10 I, XP002168328, the whole document.
Hirofumi Nagashino et al.: “Generation of Traveling Wave Mode in a Chained Neural Oscillator Network Model,” Proceedings of the International Conference on Neural Networks, (ICNN), US, New York, IEEE, vol. -, Mar. 28, 1993 (Mar. 28, 1993), pp. 1550-1557, XP000379507, IS8N: 0-7803-0999-5, the whole document.
International Search Report for PCT/GB01/02069, Jul. 9, 2001.
International Search Report: ref: PCT/GB02/05514, Jan. 29, 2004.
Kim et al., “ISSCC 2000/Session 26/Analog Techniques/Paper WP 26.3,” 2000, pp. 430-431 & 475,2000 IEEE International Solid-State Circuits Conference.
Kleveland et al., “MP 4.3 Monolithic CMOS Distributed Amplifier and Oscillator,” 1999,9 pages, 1999 IEEE International Solid-State Circuits Conference.
Kleveland, B. et al. (1998). “50GHz Interconnect Design in Standard Silicon Technology,” IEEE Standard Silicon Technology, IEEE MIT-S International Microwave Symposium Digest 3:1913-1916.
Kleveland, B. et al. (1999). Line Inductance Extraction and Modeling in a Real Chip With Power Modeling in a Real Chip With Power.
Kral, A., Behbahani, F., and Abidi, A.A., “RF-CMOS Oscillators with Switched Tuning,” Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, pp. 555-558.
Larrson, H. (1997). “Distributed Synchronous Clocking Using Connected Ring Oscillators,” Master's Thesis in Computer Systems Engineering, Centre for Computer System Architecture, Halmstad University: Halmstad, Sweden 43 pages.
Miller, Brian, “A Multiple Modulator Fractional Divider, ” IEEE Transactions on Instrumentations and Measurement, vol. 40, No. 3, Jun. 1991, pp. 578-583.
MultiGiG Ltd: Rotary Explorer VO. 5 User'S Ouide, 'online! Apr. 28, 2001, pp. 1-33.
Porat, Dan I., “Review of Sub-Nanosecond Time-Interval Measurement,” IEEE Trans. on Nuclear Sci, vol. NS-20, No. 5, p. 36-51 (1973).
Patent Abstracts of Japan, vol. 010, No. 079 (E-391), Mar. 28, 1986 (Mar. 28, 1986), & JP 60 224205 A (Oki Denki Kooyo KK), Nov. 8, 1985 (Nov. 8, 1985) abstract.
Patent Abstracts of Japan, vol. 016, No. 465 (E-1270), Sep. 28, 1992 (Sep. 28, 1992) & JP 04 165809 A (NEC Corp), Jun. 11, 1992 (Jun. 11, 1992) abstract.
Skvor et al., “Novel decade electronically tunable microwave oscillator based on the distributed amplifier,” IEEE Explore, Aug. 3, 1992, Vo128, Issue 17 Abstract.
Skvor et al., “The Distributed Oscillator at 40HZ,” 1998 IEEE, Department Electromagnetic Field, Czech Technical University in Prague Technicka 2, 16627 Praha 6, Czech Republic.
Wood, John et al, “Rotary traveling-wave oscillator arrays: a new clock technology,” IEEE Journal of Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA USA, Feb. 5-7, 2001. vol. 36. No. II, pp. 1654-1665.
Yue, P.C. et al. (1998). “On-Chip Spiral Inductors with Patterned Ground Shields for Si-Based RF IC's,” IEEE Journal of Solid-State Circuits 33(5): 743-752.

Affiliated with

Also associated with

Rating

High-speed, single-slope analog-to-digital converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-speed, single-slope analog-to-digital converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed, single-slope analog-to-digital converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4174992