High-speed sampler structures and methods

Details High-speed sampler structures and methods High-speed sampler structures and methods

2000-11-27

2002-05-07

Young, Brian (Department: 2819)

Coded data generation or conversion

Sample and hold

C327S094000, C307S328000

Reexamination Certificate

active

06384758

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to samplers that sample an input signal S
in
and hold a corresponding output voltage V
out
through successive and alternate sampling and holding time periods.
2. Description of the Related Art
Signal samplers are typically used to successively sample and hold the amplitudes of analog signals and provide the resulting samples for further processing (e.g., in an analog-to-digital conversion). Sampler structures have been described under various names (e.g., sample and holds, sample-and-hold amplifiers (SHAs) and track and hold circuits) and various structural configurations have been proposed (e.g., see U.S. Pat. Nos. 4,962,325 issued Oct. 9, 1990 to Miller, et al., 5,315,170 issued May 25, 1994 to Vinn, et al., 5,389,929 issued Feb. 14, 1995 to Nayebi, et al., 5,418,408 issued May 23, 1995 to Mangelsdorf, et al., 5,457,418 issued Oct. 10, 1995 to Chang, 5,838,175 issued Nov. 17, 1998 to Hsieh and 6,028,459 issued Feb. 22, 2000 to Birdsall, et al.).
Although various conventional sampler configurations can sample and hold an input signal S
in
, their structures often corrupt this process so that the correlation between the input signal S
in
and a corresponding output voltage V
out
is degraded.
FIG. 3
of U.S. Pat. No. 4,962,325, for example, shows a switched-capacitor prior art sampler in which serially-arranged input switches gate an input signal to sampling capacitors that are coupled to the input of a differential output amplifier. Other switches facilitate transfer of charges from the sampling capacitors to output capacitors that are arranged across the differential output amplifier.
When the serially-arranged input switches are realized with high speed transistors, the input signal S
in
is typically passed through the transistors' current terminals and this passage is gated with control signals on the transistors' control terminals. In this arrangement, however, the input switches corrupt the input signal S
in
with consequent degradation (e.g., harmonic distortion) of the sampler's output voltage V
out
.
SUMMARY OF THE INVENTION
The present invention is directed to sampler methods and structures that enhance the correlation between an input signal S
in
and a corresponding sampler output voltage V
out
. These goals are realized by providing a supply current to an input buffer to enable it during sampling time periods and removing the supply current to disable and isolate the input buffer during holding time periods.
In the sampling time periods, the bottom plate of a sampling capacitor C
s
is directly charged through the input buffer to a charge that corresponds to the input signal S
in
.
In the holding time periods, the input buffer is isolated from the sampling capacitor C
s
and a common-mode signal S
cm
is directly coupled the capacitor's bottom plate to transfer electrical charge from the sampling capacitor C
s
to the output capacitor C
o
and thereby generate the output voltage V
out
across the output capacitor C
o
.
These processes facilitate the replacement of serially-arranged switches and their attendant harmonic distortion with an alternately enabled and disabled input buffer that alternately charges a sampling capacitor C
s
and is isolated from the sampling capacitor C
s
. Sampler embodiments are described for practicing the processes of the invention.
The novel features of the invention are set forth with particularity in the appended claims. The invention will be best understood from the following description when read in conjunction with the accompanying drawings.


REFERENCES:
patent: 4570080 (1986-02-01), Swanson
patent: 5081372 (1992-01-01), Pelgrom
patent: 5982205 (1999-11-01), Vallancourt

Affiliated with

Also associated with

Rating

High-speed sampler structures and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-speed sampler structures and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed sampler structures and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2892174