High speed sample-and-hold circuit

Details High speed sample-and-hold circuit High speed sample-and-hold circuit

2007-06-26

2007-06-26

Le, Dinh T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

C327S095000

Reexamination Certificate

active

11029605

ABSTRACT:
The use of a dynamic current bias technique to dynamically bias a voltage switch of a sample-and-hold circuit is disclosed. Dynamically biasing the voltage switch mitigates nonlinear distortion caused by VBE(VGS) variation during charging and discharging the holding capacitor of the sample-and-hold circuit The bandwidth of the sample-and-hold circuit is enhanced.

REFERENCES:
patent: 5313113 (1994-05-01), Linder
patent: 5343163 (1994-08-01), Linder et al.
patent: 6285220 (2001-09-01), Gaillard et al.
patent: 6597299 (2003-07-01), Bugeja

Affiliated with

Also associated with

Rating

High speed sample-and-hold circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed sample-and-hold circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed sample-and-hold circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3882422