Electrical computers and digital processing systems: processing – Processing architecture – Long instruction word
Patent
1998-03-10
2000-08-15
An, Meng-Ai T.
Electrical computers and digital processing systems: processing
Processing architecture
Long instruction word
364 63, 36423005, 36418904, G06F 900
Patent
active
061051233
ABSTRACT:
A register file organization for a pipelined microprocessor is shown which includes a pipestage register interposed a global bit line and a register cell array of the register file in order to separate the delay associated with driving the global bit line, and devices attached to the global bit line, into a separate pipestage. Another register file organization is shown which includes a pipestage register that is interposed a register cell array and a decoder, which selects a register in the register cell array responsive to an instruction in an instruction register, to separate the decoder function and register cell array access times into different pipestages. The two approaches can be combined to separate the delay associated with the decoder, register cell array and global bit line into different pipestages in order to reduce the pipestage cycle time toward a fundamental minimum for pipelined computer architecture.
REFERENCES:
patent: 5226142 (1993-07-01), Vegesna et al.
patent: 5392411 (1995-02-01), Ozaki
patent: 5424969 (1995-06-01), Yamada et al.
patent: 5513363 (1996-04-01), Kumar et al.
patent: 5590087 (1996-12-01), Chung et al.
patent: 5615386 (1997-03-01), Amerson et al.
patent: 5704054 (1997-12-01), Bhattacharya
patent: 5721868 (1998-02-01), Yung et al.
An Meng-Ai T.
Hewlett--Packard Company
Patel Gautam R.
LandOfFree
High speed register file organization for a pipelined computer a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed register file organization for a pipelined computer a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed register file organization for a pipelined computer a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2019004