High-speed ratio CMOS logic structure with static and dynamic pu

Details High-speed ratio CMOS logic structure with static and dynamic pu High-speed ratio CMOS logic structure with static and dynamic pu

1995-09-27

1997-08-05

Westin, Edward P.

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By shape

326 87, 326121, H03K 19017, H03K 190948

Patent

active

056546521

ABSTRACT:
A high speed ratio CMOS logic structure includes a static PMOS pullup transistor connected to an output node, and a plurality of NMOS pulldown transistors, connected in parallel, to the output node and which collectively define a pulldown circuit. The pullup transistor is biased using a reference voltage to define a static pullup strength for the logic structure. The pulldown strength of the pulldown circuit is also fixed. The combination of the pullup transistor, and the pulldown transistors define an N input NOR gate. The logic structure, however, further includes a feedback logic circuit, formed by a pair of inverters connected in series coupled to the output node to sense a current logic state of the output node. The feedback logic circuit generates an enable signal that is provided to a second, dynamic PMOS transistor connected in parallel with the static pullup PMOS transistor. When the logic state on the output node is low, the feedback logic circuit generates a low signal, which activates the dynamic PMOS transistor into a conductive state, thus increasing the pullup strength of the logic structure. This increased pullup strength provides for an improved switching for the next logic state transition: low-to-high. Once the output node has transitioned to the logic high state, and after a fixed time delay, the feedback logic circuit generates a logic high signal, which turns off the dynamic PMOS transistor, which weakens the pullup strength of the logic structure. In view of this weakened pullup strength, the next logic state transition of the output node--high-to-low--is accomplished much faster.

REFERENCES:
patent: 4360902 (1982-11-01), Proebsting
patent: 4404474 (1983-09-01), Dingwall
patent: 4641046 (1987-02-01), Becker et al.
patent: 4645952 (1987-02-01), Van Tran
patent: 4728827 (1988-03-01), Woo
patent: 5001367 (1991-03-01), Vinal
patent: 5015890 (1991-05-01), Murakami et al.
patent: 5223834 (1993-06-01), Wang et al.
patent: 5432463 (1995-07-01), Wong et al.

Affiliated with

Also associated with

Rating

High-speed ratio CMOS logic structure with static and dynamic pu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-speed ratio CMOS logic structure with static and dynamic pu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed ratio CMOS logic structure with static and dynamic pu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1077487