Multiplex communications – Wide area network – Packet switching
Patent
1985-08-02
1987-02-24
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
370 60, H04J 600
Patent
active
046462945
ABSTRACT:
This invention provides a high-speed queue sequencer which may be employed as a component of a link switch or hub switch in a burst-switching communications system. When so employed, transmission speeds for integrated voice and data services over communications links between switches may be equivalent to the T1 rate or higher. A burst is a plurality of bytes which represents, for example, a block of data or a spurt of voice energy sensed by silence/voice detectors located at voice ports. In a preferred embodiment, the architecture of the queue sequencer includes a data/address bus, control including a stored program in a 64-bit wide PROM, a random-access memory for queue memory which stores administrative information pertaining to bursts passing through the switch, enque means for adding a burst to the list of bursts awaiting assignment to an output channel, and deque means for assigning the highest-priority burst on this list to an output channel and removing the burst from the list, first-in first-out memory for storing requests from switching processors and providing these requests to the control of the queue sequencer within priority class in the same time order as received, and input and output interfaces for coupling with the switching processors. A switching processor is a companion high-speed processor employed as one or more components in a link switch and hub switch. Most components of the queue sequencer operate substantially in parallel with and independently of the control, which is a contributing factor to the speed advantage realized by the queue sequencer. The queue sequencer performs queue administration for all switching processors of a link or hub switch.
REFERENCES:
patent: 4201889 (1980-05-01), Lawrence et al.
patent: 4201891 (1980-05-01), Lawrence et al.
patent: 4484326 (1984-11-01), Turner
patent: 4486877 (1984-12-01), Turner
patent: 4488288 (1984-12-01), Turner
patent: 4488289 (1984-12-01), Turner
patent: 4490817 (1984-12-01), Turner
patent: 4491945 (1985-01-01), Turner
patent: 4494230 (1985-01-01), Turner
patent: 4499576 (1985-02-01), Fraser
patent: 4506358 (1985-03-01), Montgomery
patent: 4512011 (1985-04-01), Turner
patent: 4521880 (1985-06-01), Orsic
patent: 4524440 (1985-06-01), Orsic
patent: 4583219 (1986-04-01), Riddle
Morse & Kopec, Performance Eval of A Dist Burst-Switched Com Syst, Proceedings, Phoenix Conf on Computers, 3/83, pp. 41-46.
Haselton, A PCM Frame Switching Concept . . . , IEEE Communications Magazine, 9/83, pp. 13-19.
Amstutz, Burst Switching--An Introduction, IEEE Communications Magazine, 11/83, pp. 36-42.
Torng, R-Switch: A VLSI Switch Architecture for Integrated Services, IEEE, 2/82, pp. 1303-1307.
Haselton, New Switching Concept Integrates Voice and Data Bursts, GTE Labs PROFILE, Sep. 1983, pp. 1-5.
Haughney, Application of the Burst Switching Technology to the Defense Communications System, IEEE MILCOM '83, 1/83, pp. 297-300.
Amstutz Stanford R.
Eliscu Mark
Rao Pamidimukkala M. V.
GTE Laboratories Incorporated
Olms Douglas W.
Rokoff Kenneth J.
Romanow Joseph S.
LandOfFree
High-speed queue sequencer for a burst-switching communications does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed queue sequencer for a burst-switching communications , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed queue sequencer for a burst-switching communications will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-114082