Multiplex communications – Wide area network – Packet switching
Patent
1993-06-14
1995-01-03
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
3701053, 3701052, 375118, H04L 7033
Patent
active
053792998
ABSTRACT:
A delay compensating circuit for equalizing the propagation and processing delays from data sources which are read sequentially by a central data processing unit. Data from individual data sources is multiplexed into a real-time composite data stream which contains data from each data source and in which the final data bit from one source is followed, during the next clock cycle, by the first data bit from the next data source. To achieve this order, the total (propagation and processing) delay from each data source is controlled to a fixed amount by adding a compensating delay to each data source and adjusting delay automatically following each data transfer based on the occurrence of a known data transition in each data frame.
REFERENCES:
patent: 2570207 (1946-01-01), Chetterjea et al.
patent: 4524448 (1985-06-01), Hullwegen
patent: 4818995 (1989-04-01), Takahashi et al.
patent: 5173617 (1992-12-01), Alsup et al.
Olms Douglas W.
Pawlikowski Eugene J.
The Johns Hopkins University
Vu Huy D.
LandOfFree
High speed propagation delay compensation network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed propagation delay compensation network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed propagation delay compensation network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2216704