Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2006-08-15
2006-08-15
Auduong, Gene N. (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185170, C365S185220
Reexamination Certificate
active
07092290
ABSTRACT:
A program pulse is applied to a set of non-volatile storage elements. The magnitude of the program pulse is chosen to be low enough such that no non-volatile storage elements will be over programmed. The non-volatile storage elements are tested to determine whether at least one non-volatile storage element (or some other minimum number) has been programmed past a test threshold. If so, the set of non-volatile memory elements is considered to have one or more fast programming non-volatile storage elements and future programming is performed using a smaller increment value for subsequent program pulses. If the set of non-volatile memory elements is not determined to have one or more fast programming non-volatile storage elements, then a larger increment value is used for subsequent program pulses until one non-volatile storage element (or some other minimum number) has been programmed past the test threshold, at which point the smaller increment value is used for subsequent program pulses.
REFERENCES:
patent: 5220531 (1993-06-01), Blyth et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5386422 (1995-01-01), Endoh et al.
patent: 5412601 (1995-05-01), Sawada et al.
patent: 5521865 (1996-05-01), Ohuchi et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5652719 (1997-07-01), Tanaka et al.
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5712815 (1998-01-01), Bill et al.
patent: 5761222 (1998-06-01), Baldi
patent: 5870344 (1999-02-01), Ozawa
patent: 5949714 (1999-09-01), Hemink et al.
patent: 6151248 (2000-11-01), Harari et al.
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6266270 (2001-07-01), Nobukata
patent: 6278632 (2001-08-01), Chevallier
patent: 6301161 (2001-10-01), Holzmann et al.
patent: 6317364 (2001-11-01), Guterman et al.
patent: 6373748 (2002-04-01), Ikehashi et al.
patent: 6424566 (2002-07-01), Parker
patent: 6522580 (2003-02-01), Chen et al.
patent: 6525964 (2003-02-01), Tanaka et al.
patent: 6529412 (2003-03-01), Chen et al.
patent: 6532172 (2003-03-01), Harari et al.
patent: 6535428 (2003-03-01), Pasotti et al.
patent: 6643188 (2003-11-01), Tanaka et al.
patent: 6738289 (2004-05-01), Gongwer et al.
patent: 2002/0118574 (2002-08-01), Gongwer et al.
patent: 2003/0147278 (2003-08-01), Tanaka et al.
patent: WO 98/28745 (1998-07-01), None
Kurata, Hideaki, et al., Constant-Charge-Injection Programming for 10-MB/s Multilevel AG-AND Flash Memories, 2002 Symposium On VLSI Circuits Digest of Technical Papers, pp. 302-303.
Johnson, William S., et al., Session XII: ROMs, PROMs and EROMs, 1980 IEEE International Solid State Circuits Conference, pp. 152-153.
Nobukata, Hiromi, et al., A 144Mb 8-Level NAND Flash Memory with Optimized Pulse Width Programming, 1999 Symposium on VLSI Circuits Digest of Technical Papers, pp. 39-40.
Ohkawa, Masayoshi, et al., TP 2.3: A 98 mm2 3.3V 64 Mb Flash Memory with FN-NOR Type 4-level Cell, 1996 IEEE International Solid-State Circuits Conference, pp. 36-37.
Auduong Gene N.
Sandisk Corporation
Vierra Magen Marcus & DeNiro LLP
LandOfFree
High speed programming system with reduced over programming does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed programming system with reduced over programming, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed programming system with reduced over programming will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3706483