High speed programmable counter

Details High speed programmable counter High speed programmable counter

2006-11-28

2006-11-28

Sam, Phirin (Department: 2616)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C377S052000

Reexamination Certificate

active

07142543

ABSTRACT:
A digital counter allows the provision of start and stop values in order to allow it to be configurable to any length. The counter rolls over to zero at a maximum value and proceeds to count until it reaches an indicated stop count. At that point, it proceeds to the start count and continues counting. The counter counts half bytes of a cell of data for transmission to and from a multiport DRAM in accordance with communication protocols, such as asynchronous transfer mode (ATM.)

REFERENCES:
patent: 3878510 (1975-04-01), Smith
patent: 5274641 (1993-12-01), Shobatake et al.
patent: 5359592 (1994-10-01), Corbalis et al.
patent: 5373542 (1994-12-01), Sunouchi
patent: 5488645 (1996-01-01), Mori et al.
patent: 5719890 (1998-02-01), Thomman et al.
patent: 5732106 (1998-03-01), Rasmussen et al.
patent: 5739969 (1998-04-01), Garza
patent: 5825766 (1998-10-01), Kobayashi et al.
patent: 6072796 (2000-06-01), Christensen et al.
patent: 6226295 (2001-05-01), Morzano

Affiliated with

Also associated with

Rating

High speed programmable counter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed programmable counter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed programmable counter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3678589