High speed programmable burst address generation circuit

Details High speed programmable burst address generation circuit High speed programmable burst address generation circuit

1996-05-23

1998-01-13

Wambach, Margaret Rose

Electrical pulse counters, pulse dividers, or shift registers: c

Systems

Using particular code or particular counting sequence

377 44, 377 55, 36523008, H03K 2140

Patent

active

057086885

ABSTRACT:
A programmable burst sequence counter is described. The counter is capable of counting sequences of binary numbers in a linear burst sequence or interleaved burst sequence starting from a initial binary number that is presented to the inputs of the counter. The programmable burst sequence counter is applicable to the generation of addresses for the storage and retrieval of digital data from memory arrays.

REFERENCES:
patent: 4360742 (1982-11-01), Freyman
patent: 4891827 (1990-01-01), Slater
patent: 5481581 (1996-01-01), Jonas, Jr.
patent: 5526320 (1996-06-01), Zagar et al.
patent: 5594765 (1997-01-01), Oh

Affiliated with

Also associated with

Rating

High speed programmable burst address generation circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed programmable burst address generation circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed programmable burst address generation circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-332043