Boots – shoes – and leggings
Patent
1992-10-21
1996-09-17
Gossage, Glenn
Boots, shoes, and leggings
395733, 395740, 395741, 395308, 395483, 3642302, 364941, 364DIG1, 364DIG2, 364240, 3649354, G06F 1324, G06F 1340, G06F 946
Patent
active
055577660
ABSTRACT:
A processor includes a bank-structured memory and is capable of handling multiple interrupts. The processor includes a central processing unit (CPU) comprising a plurality of data memories serving as general-purpose registers, and a plurality of bank specifying registers for use in specifying an address to save and restore data without involving an external system bus which connects the CPU and a program memory, such as a built-in read only memory (ROM), for storing a user program. The processor further includes a bank structured memory, connected to the CPU via an exclusive-use data bus, for holding data stored in the data memories using the bank specifying registers and for returning data stored in the bank structural memory to the data memories using the bank specifying registers. The bank specifying registers include a current bank pointer (CBP) or register for indicating a position of a bank presently in use, and a previous bank pointer (PBP) or register for indicating a bank position of data to be returned to the data memories after completing an interrupt routine. The processor may also include a program counter (PC) for indicating an address of a next instruction to be executed by the processor, a processor status word (PSW) for indicating a status of the processor, and a user stack pointer (USP) for indicating an address of a bank storing values of the program counter.
REFERENCES:
patent: 4091447 (1978-05-01), Dillon et al.
patent: 4217638 (1980-08-01), Namimoto et al.
patent: 4250546 (1981-02-01), Boney et al.
patent: 4459657 (1984-07-01), Murao
patent: 4816992 (1989-03-01), Matsumoto
patent: 5050067 (1991-09-01), McLagan et al.
patent: 5146581 (1992-09-01), Kaneko
patent: 5155853 (1992-10-01), Mitsuhira et al.
patent: 5307502 (1994-04-01), Watanabe et al.
patent: 5379394 (1995-01-01), Goto
NEC User's Manual, .mu.PD78602, Mar. 1990 (in Japanese), pp. 20, 21, 309, 380 and 383.
Wainwright, J. et al., "Register Banks Boost 16/32-Bit CPU Performance" Wescon Conference Record, vol. 31, pp. 1-8, 1987, Los Angeles, Calif., USA .
Kanuma Akira
Kawasaki Soichi
Takiguchi Nobuhiro
Yamada Yasuo
Gossage Glenn
Kabushiki Kaisha Toshiba
LandOfFree
High-speed processor for handling multiple interrupts utilizing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed processor for handling multiple interrupts utilizing , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed processor for handling multiple interrupts utilizing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-421801