High speed physical circuits of memory interface

Multiplex communications – Pathfinding or routing – Switching a message which includes an address header

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S503000, C375S356000, C375S376000

Reexamination Certificate

active

06847640

ABSTRACT:
A memory interface for a switching router in a network communications system. The interface operates at 200 MHz PLL clock using high speed transistor logic I/O buffers. The interface allows transfer of clock synchronization signals along with the data signals. This allows the setup/hold times to be optimized for an inbound or outbound data pipeline. During writes, data is at least driven one clock cycle after the address. The interface provides flexibility by utilizing at least two clock cycles in order to accommodate a myriad of memory devices (e.g., burst mode SSRAMs having HSTL I/O). In operation, most of the data transfers through the interface are either direct reads or lookup reads. The interface stores writes are stored in a buffer in order to reduce bus turn around penalties.

REFERENCES:
patent: 5740411 (1998-04-01), Hearn et al.
patent: 6029250 (2000-02-01), Keeth
patent: 6173432 (2001-01-01), Harrison
patent: 6282210 (2001-08-01), Rapport et al.
patent: 6665755 (2003-12-01), Modelski et al.
patent: 6718476 (2004-04-01), Shima
patent: 6731667 (2004-05-01), Lee et al.
patent: 20010024135 (2001-09-01), Harrison
patent: 20020116442 (2002-08-01), Modelski et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

High speed physical circuits of memory interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed physical circuits of memory interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed physical circuits of memory interface will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3407172

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.