Oscillators – Ring oscillators
Patent
1995-09-12
1997-03-04
Mis, David
Oscillators
Ring oscillators
331 2, 331173, 331185, 375372, 375376, H03B 524, H03L 7099, H04L 700, H04L 2536
Patent
active
056083572
ABSTRACT:
A data retiming system for retiming incoming data and eliminating jitter is described. The data retiming system includes a local clock; a phase aligner for receiving the incoming data and producing a recovered clock from the incoming data, and then producing retimed incoming data by retiming the incoming data with the recovered clock; and a buffer memory for removing jitter from the retimed incoming data by storing the retimed incoming data to the buffer memory in accordance with the recovered clock and reading the stored data from the buffer memory in accordance with the local clock. The data retiming system provides reliable operation even at very high data rates. A freezeable voltage-controlled oscillator for producing a clock signal in accordance with a freeze signal and a frequency control signal is also disclosed. Using current steering techniques, the freezeable voltage-controlled oscillator is able to freeze its output very quickly.
REFERENCES:
patent: 4392234 (1983-07-01), Maruta
patent: 4410917 (1992-05-01), Newdoll et al.
patent: 4623805 (1986-11-01), Flora et al.
patent: 4637018 (1987-01-01), Flora et al.
patent: 4756011 (1988-07-01), Cordell
patent: 4773085 (1988-09-01), Cordell
patent: 4821296 (1989-04-01), Cordell
patent: 4821297 (1989-04-01), Bergmann et al.
patent: 4839907 (1989-06-01), Saneski
patent: 4841551 (1989-06-01), Avaneas
patent: 4896337 (1990-01-01), Bushy, Jr.
patent: 5081655 (1992-01-01), Long
patent: 5113418 (1992-05-01), Szczepanek et al.
patent: 5276688 (1994-01-01), Urbansky
patent: 5278873 (1994-01-01), Lowrey et al.
patent: 5365381 (1994-11-01), Scheffler
patent: 5418496 (1995-05-01), Ford et al.
patent: 5452010 (1995-09-01), Doornink
patent: 5465075 (1995-11-01), Yaklin
patent: 5479457 (1995-12-01), Waters
patent: 5491456 (1996-02-01), Kay et al.
Bagheri et al., "11.6 GHZ 1:4 Demultiplexer with Bit-Rotation Control and 6.1Ghz Auto-Latching Phase-Aligner IC's," Digest of Technical Papers, Feb. 1992, IEEE International Solid State Circuits Conference, pp. 94-95.
Bagheri et al., "11.6 GHZ 1:4 Regenerating Demultiplexer with Bit-Rotation Control and 6.1Ghz Auto-Latching Phase-Aligner IC's Using AlGaAs/GaAs HBT Technology", IEEE Journal of Solid State Circuits vol. 27, No. 12, Dec. 1992, pp. 1787-1793.
Cordell, Robert R., "A 45-Mbit/s CMOS VLSI Digital Phase Aligner", IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1988, pp. 323-328.
Cheng Michael
Ta Paul
Mis David
VLSI Technology Inc.
LandOfFree
High speed phase aligner with jitter removal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed phase aligner with jitter removal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed phase aligner with jitter removal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2148772