Communications: electrical – Digital comparator systems
Patent
1974-08-29
1976-07-20
Nusbaum, Mark E.
Communications: electrical
Digital comparator systems
G06F 300
Patent
active
039709973
ABSTRACT:
A peripheral interface system connects a peripheral control unit (PCU) which controls a plurality of input/output devices having different data byte transfer rates with an input/output controller (IOC) of a data processing system. (A byte as used herein is defined as a desired predetermined number of bits, typically seven to 10 bits, although it could be one bit). When the byte transfer rate is less than the maximum asynchronous byte transfer rate of the interface system, the system operates in a first mode in which transfers of bytes of information by the data processing system are controlled to be in synchronism with the energization and deenergization of a pair of strobe control lines of the interface system. When the transfer of bytes is to exceed the maximum asynchronous byte transfer rate of the interface system, the IOC conditions the interface to operate in a second mode established by an additional pair of control lines. A first one of the control lines is energized by the PCU when an input/output device is to transfer data at a rate greater than the maximum asynchronous rate. The IOC in response to the energization of the first control line in turn energizes the second control line signalling that the transfer can proceed at a rate greater than the maximum asynchronous rate. Means included in both PCU and IOC are responsive to the joint energization of the first and second control lines to condition the interface system to transfer bytes synchronously at a rate greater than the maximum asynchronous rate. The synchronous transfer is established by timing signals applied to the pair of strobe control lines and generated by clock circuits included in the peripheral controller and IOC.
REFERENCES:
patent: 3331055 (1967-07-01), Betz et al.
patent: 3560936 (1971-02-01), Busch
patent: 3639911 (1972-02-01), Frieband et al.
patent: 3680057 (1972-07-01), Blessin et al.
patent: 3772657 (1973-11-01), Marsalka et al.
patent: 3828325 (1974-08-01), Stafford et al.
patent: 3848233 (1974-11-01), Lotan et al.
Daly Robert M.
Goss Gary J.
Mekota, Jr. John E.
Driscoll Faith F.
Honeywell Information Systems Inc.
Nusbaum Mark E.
Prasinos Nicholas
Reiling Ronald T.
LandOfFree
High speed peripheral system interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed peripheral system interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed peripheral system interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-560469