High speed PCI bus utilizing TTL compatible signaling

Details High speed PCI bus utilizing TTL compatible signaling High speed PCI bus utilizing TTL compatible signaling

1996-12-13

1998-06-30

Sheikh, Ayaz R.

395282, 395555, 395556, G06F 108

Patent

active

057747067

ABSTRACT:
A PCI local processing system is operated at 50 MHz using 5 V connectors for add-in boards and a 5 V signaling environment with an appropriate timing budget. Only the 5 V add-in boards may be used for 50 MHz adapters installed in the bus. The bus is backward compatible with existing 33 MHz PCI specifications and operates at 33 MHz if a 33 MHz adapter is installed, and will operate at 50 MHz if only 50 MHz adapters and/or 66 MHz adapters which utilize the universal boards are installed.

REFERENCES:
patent: 5559968 (1996-09-01), Stancil et al.
patent: 5627482 (1997-05-01), Lamatsh
patent: 5721935 (1998-02-01), DeSchepper et al.
PCI Local Bus Specification, Revision 2.1 (PCI Special Interest Group, Jun. 1, 1995).

Affiliated with

Also associated with

Rating

High speed PCI bus utilizing TTL compatible signaling does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed PCI bus utilizing TTL compatible signaling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed PCI bus utilizing TTL compatible signaling will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1870530