Patent
1996-02-15
1999-08-10
Pan, Daniel H.
39580011, G06F 1516, G06F 944
Patent
active
059372028
ABSTRACT:
An array of processors, each having a data input for receiving raw data, and other data input ports for receiving data for other processors of the plurality. Each processor processes data according to an algorithm programmed therein, and either passes the processed data or raw data to the other processors. By using a three dimensional array of processors, data from a large number of inputs can be processed in a high speed manner and funneled to a smaller number of outputs. An efficient microcode and processor architecture allows high speed processing of data using very few clock cycles, and can pass raw data to another processor in a single clock cycle.
REFERENCES:
patent: 3916383 (1975-10-01), Malcolm
patent: 4727503 (1988-02-01), McWhirter
patent: 4933936 (1990-06-01), Rasmussen et al.
patent: 4969469 (1990-11-01), Mills
patent: 5119323 (1992-06-01), Nickerson et al.
patent: 5179714 (1993-01-01), Grabill
patent: 5291422 (1994-03-01), Esztergar
"Technical Proposal for a General-Purpose pp Experiment at the Large Hadron Collider at CERN", Atlas, CERN/LHCC/94-43, LHCC/P2, pp. 47-59 and 148-176, Dec. 15, 1994.
"The Compact Muon Solenoid", CMS Collaboration, Cern European Laboratory for Particle Physics, CERN/LHCC 94-38, LHCC/P1, Sections 4.4-4.7.5 and reference to Section 4, Dec. 15, 1994.
Section 9--Trigger and Data Acquisition and Section 10--Software, 38 pages and references to Sections 9 and 10.
"First Tests of a Liquid Xenon Multiwire Drift Chamber for PET", Chepel, et al., Nuclear Science Symposium & Medical Imaging Conference, 1994 IEEE Conference Record, pp. 1155-1173, Oct. 30-Nov. 5, 1994, Norfolk, Virginia, USA.
"Event by Event 3-D PET Reconstruction Algorithm for a Dedicated Hardware Architecture: Preliminary Results", Di Sciascio, et al., 1995 IEEE, pp. 1192-1197.
"Reducing the Computational Load of Iterative Spect Reconstruction", Glick, et al., 1995, IEEE, pp. 1219-1223.
"Joint Estimation for Incorporating MRI Anatomic Images into SPECT Reconstruction", Zhang, et al., 1995 IEEE, pp. 1256-1260.
"Image Reconstruction for a Novel SPECT System with Rotating Slant-Hole Collimators", Clack, et al., 1994 IEEE Conference Record, pp. 1948-1952, Oct. 30-Nov. 5, 1994 Norfolk, Virginia, USA.
"A Demonstrator Programme for the Atlas Level-1 Calorimeter Trigger", Brawn, et al., Atlas Internal Note, RD27 Note 38, DAQ-NO-031, 11 pages, Jan. 17, 1995.
"An R&D Programme for Alternative Technologies for the Atlas Level 1 Calorimeter Trigger", Appelquist, et al., Atlas DAQ-NO-32, RD27 Note 36, pp. 1-25, Jan. 16, 1995.
"A Bit Serial First Level Calorimeter Trigger for an LHC Detector", Bohm, et al., University of Stockholm, Sweden and Ellis, University of Birmingham, UK (undated).
"First Results from a Protype Level-1 Calorimeter Trigger System for LHC", Brawn, et al., IV International Conference on Calorimetry in High Energy Physics, La Biodola, Isola d'Elba Italy, Sep. 19-25, 1993.
"MEC3--A Pipedline Zero Suppression and Trigger Matching Chip", Mota, et al., 4 pages (undated).
"The Level-1 Calorimeter Trigger for the CMS Detector", Dasu, et al., Slac Library WISC-EX-94-336, 6 pages, May 5, 1994.
"Recent Recent from the CCFR Neutrino Experiment at the Tevatron", Smith, et al., Slac Library, WISC-EX-94-338, 5 pages, Oct. 7, 1994.
3-D Computing, Inc.
Pan Daniel H.
LandOfFree
High-speed, parallel, processor architecture for front-end elect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed, parallel, processor architecture for front-end elect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed, parallel, processor architecture for front-end elect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1129191