Excavating
Patent
1988-11-04
1990-06-26
Fleming, Michael R.
Excavating
371 376, G06F 0000
Patent
active
049378287
ABSTRACT:
A cyclic redundancy check generator for a high speed data bus is capable of outputting frames of data and cyclic redundancy check bits concatenated together without any additional space or time delay between frames while operating at a normal clock speed. Data to be transmitted is parallel loaded into series-connected registers via multiplexers connected between the registers. The multiplexers also provide parallel loading of the cyclic redundancy check bits for a frame of data from a look-ahead cyclic redundancy check logic circuit. The output of the logic circuit is also connected to a cyclic redundancy check register. The logic circuit has inputs connected to the final series-connected data register and the cyclic redundancy check register. The logic circuit operates on portions of words in a frame of data and when the last portion of the last word has been processed, the output from the logic circuit is selected by the multiplexers and then shifted out of the data registers immediately behind the last word of the frame. After the last portion of the cyclic redundancy check bits have been output from the final register, the first word in the next frame is parallel loaded into the registers and the cyclic redundancy check register is initialized so that processing of the first word of the next frame can begin in the logic circuit.
REFERENCES:
patent: 4276647 (1931-06-01), Thacker
patent: 4454600 (1984-06-01), LeGresley
patent: 4498174 (1985-02-01), LeGreskey
patent: 4646312 (1987-02-01), Goldsburg
patent: 4780875 (1988-10-01), Sakai
Kong, Vivian, "Implementaton of Serial/Parallel CRC Using PAL Devices," Systems Design Handbook, 2nd Ed., 1985, pp. 4-32-4-54.
DelCoco Robert J.
Kroeger Brian W.
Shih Hubert
Fleming Michael R.
Sutcliff W. G.
Westinghouse Electric Corp.
LandOfFree
High speed parallel CRC device for concatenated data frames does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed parallel CRC device for concatenated data frames, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed parallel CRC device for concatenated data frames will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1130943