Boots – shoes – and leggings
Patent
1983-11-25
1986-02-11
Zache, Raulfe B.
Boots, shoes, and leggings
G06F 1516
Patent
active
045702209
ABSTRACT:
A multiple bus system architecture and improved data transfer methods are disclosed for transferring data between a plurality of data processing resources. The bus structure of the present invention includes both a parallel and serial bus which interconnects data processing units and peripheral devices (collectively referred to as "agents") to permit the exchange of data and messages at high speed using a minimum of "handshake" events prior to the actual data transfer. Both the serial and parallel bus protocals are controlled by message control means coupled to each communicating agent. A local bus is coupled to processing agents within the system such that local memory and secondary processing resources may be accessed without impacting data traffic along the parallel bus. Direct access to resources coupled to the local bus of an agent from other bus agents is also controlled by the message control means.
REFERENCES:
patent: 4214305 (1980-07-01), Tokita et al.
Balachandran Sudarshan
Beaston John
Farrell Robert L.
Jacks, Jr. Edwin L.
Kassel Steven D.
Intel Corporation
Zache Raulfe B.
LandOfFree
High speed parallel bus and data transfer method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed parallel bus and data transfer method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed parallel bus and data transfer method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1209232